forked from Qortal/Brooklyn
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
659 lines
17 KiB
659 lines
17 KiB
// SPDX-License-Identifier: GPL-2.0 |
|
/* |
|
* Copyright (c) 2009-2017, The Linux Foundation. All rights reserved. |
|
* Copyright (c) 2017-2019, Linaro Ltd. |
|
*/ |
|
|
|
#include <linux/debugfs.h> |
|
#include <linux/err.h> |
|
#include <linux/module.h> |
|
#include <linux/platform_device.h> |
|
#include <linux/random.h> |
|
#include <linux/slab.h> |
|
#include <linux/soc/qcom/smem.h> |
|
#include <linux/string.h> |
|
#include <linux/sys_soc.h> |
|
#include <linux/types.h> |
|
|
|
#include <asm/unaligned.h> |
|
|
|
/* |
|
* SoC version type with major number in the upper 16 bits and minor |
|
* number in the lower 16 bits. |
|
*/ |
|
#define SOCINFO_MAJOR(ver) (((ver) >> 16) & 0xffff) |
|
#define SOCINFO_MINOR(ver) ((ver) & 0xffff) |
|
#define SOCINFO_VERSION(maj, min) ((((maj) & 0xffff) << 16)|((min) & 0xffff)) |
|
|
|
#define SMEM_SOCINFO_BUILD_ID_LENGTH 32 |
|
#define SMEM_SOCINFO_CHIP_ID_LENGTH 32 |
|
|
|
/* |
|
* SMEM item id, used to acquire handles to respective |
|
* SMEM region. |
|
*/ |
|
#define SMEM_HW_SW_BUILD_ID 137 |
|
|
|
#ifdef CONFIG_DEBUG_FS |
|
#define SMEM_IMAGE_VERSION_BLOCKS_COUNT 32 |
|
#define SMEM_IMAGE_VERSION_SIZE 4096 |
|
#define SMEM_IMAGE_VERSION_NAME_SIZE 75 |
|
#define SMEM_IMAGE_VERSION_VARIANT_SIZE 20 |
|
#define SMEM_IMAGE_VERSION_OEM_SIZE 32 |
|
|
|
/* |
|
* SMEM Image table indices |
|
*/ |
|
#define SMEM_IMAGE_TABLE_BOOT_INDEX 0 |
|
#define SMEM_IMAGE_TABLE_TZ_INDEX 1 |
|
#define SMEM_IMAGE_TABLE_RPM_INDEX 3 |
|
#define SMEM_IMAGE_TABLE_APPS_INDEX 10 |
|
#define SMEM_IMAGE_TABLE_MPSS_INDEX 11 |
|
#define SMEM_IMAGE_TABLE_ADSP_INDEX 12 |
|
#define SMEM_IMAGE_TABLE_CNSS_INDEX 13 |
|
#define SMEM_IMAGE_TABLE_VIDEO_INDEX 14 |
|
#define SMEM_IMAGE_VERSION_TABLE 469 |
|
|
|
/* |
|
* SMEM Image table names |
|
*/ |
|
static const char *const socinfo_image_names[] = { |
|
[SMEM_IMAGE_TABLE_ADSP_INDEX] = "adsp", |
|
[SMEM_IMAGE_TABLE_APPS_INDEX] = "apps", |
|
[SMEM_IMAGE_TABLE_BOOT_INDEX] = "boot", |
|
[SMEM_IMAGE_TABLE_CNSS_INDEX] = "cnss", |
|
[SMEM_IMAGE_TABLE_MPSS_INDEX] = "mpss", |
|
[SMEM_IMAGE_TABLE_RPM_INDEX] = "rpm", |
|
[SMEM_IMAGE_TABLE_TZ_INDEX] = "tz", |
|
[SMEM_IMAGE_TABLE_VIDEO_INDEX] = "video", |
|
}; |
|
|
|
static const char *const pmic_models[] = { |
|
[0] = "Unknown PMIC model", |
|
[1] = "PM8941", |
|
[2] = "PM8841", |
|
[3] = "PM8019", |
|
[4] = "PM8226", |
|
[5] = "PM8110", |
|
[6] = "PMA8084", |
|
[7] = "PMI8962", |
|
[8] = "PMD9635", |
|
[9] = "PM8994", |
|
[10] = "PMI8994", |
|
[11] = "PM8916", |
|
[12] = "PM8004", |
|
[13] = "PM8909/PM8058", |
|
[14] = "PM8028", |
|
[15] = "PM8901", |
|
[16] = "PM8950/PM8027", |
|
[17] = "PMI8950/ISL9519", |
|
[18] = "PM8921", |
|
[19] = "PM8018", |
|
[20] = "PM8998/PM8015", |
|
[21] = "PMI8998/PM8014", |
|
[22] = "PM8821", |
|
[23] = "PM8038", |
|
[24] = "PM8005/PM8922", |
|
[25] = "PM8917", |
|
[26] = "PM660L", |
|
[27] = "PM660", |
|
[30] = "PM8150", |
|
[31] = "PM8150L", |
|
[32] = "PM8150B", |
|
[33] = "PMK8002", |
|
[36] = "PM8009", |
|
}; |
|
#endif /* CONFIG_DEBUG_FS */ |
|
|
|
/* Socinfo SMEM item structure */ |
|
struct socinfo { |
|
__le32 fmt; |
|
__le32 id; |
|
__le32 ver; |
|
char build_id[SMEM_SOCINFO_BUILD_ID_LENGTH]; |
|
/* Version 2 */ |
|
__le32 raw_id; |
|
__le32 raw_ver; |
|
/* Version 3 */ |
|
__le32 hw_plat; |
|
/* Version 4 */ |
|
__le32 plat_ver; |
|
/* Version 5 */ |
|
__le32 accessory_chip; |
|
/* Version 6 */ |
|
__le32 hw_plat_subtype; |
|
/* Version 7 */ |
|
__le32 pmic_model; |
|
__le32 pmic_die_rev; |
|
/* Version 8 */ |
|
__le32 pmic_model_1; |
|
__le32 pmic_die_rev_1; |
|
__le32 pmic_model_2; |
|
__le32 pmic_die_rev_2; |
|
/* Version 9 */ |
|
__le32 foundry_id; |
|
/* Version 10 */ |
|
__le32 serial_num; |
|
/* Version 11 */ |
|
__le32 num_pmics; |
|
__le32 pmic_array_offset; |
|
/* Version 12 */ |
|
__le32 chip_family; |
|
__le32 raw_device_family; |
|
__le32 raw_device_num; |
|
/* Version 13 */ |
|
__le32 nproduct_id; |
|
char chip_id[SMEM_SOCINFO_CHIP_ID_LENGTH]; |
|
/* Version 14 */ |
|
__le32 num_clusters; |
|
__le32 ncluster_array_offset; |
|
__le32 num_defective_parts; |
|
__le32 ndefective_parts_array_offset; |
|
/* Version 15 */ |
|
__le32 nmodem_supported; |
|
}; |
|
|
|
#ifdef CONFIG_DEBUG_FS |
|
struct socinfo_params { |
|
u32 raw_device_family; |
|
u32 hw_plat_subtype; |
|
u32 accessory_chip; |
|
u32 raw_device_num; |
|
u32 chip_family; |
|
u32 foundry_id; |
|
u32 plat_ver; |
|
u32 raw_ver; |
|
u32 hw_plat; |
|
u32 fmt; |
|
u32 nproduct_id; |
|
u32 num_clusters; |
|
u32 ncluster_array_offset; |
|
u32 num_defective_parts; |
|
u32 ndefective_parts_array_offset; |
|
u32 nmodem_supported; |
|
}; |
|
|
|
struct smem_image_version { |
|
char name[SMEM_IMAGE_VERSION_NAME_SIZE]; |
|
char variant[SMEM_IMAGE_VERSION_VARIANT_SIZE]; |
|
char pad; |
|
char oem[SMEM_IMAGE_VERSION_OEM_SIZE]; |
|
}; |
|
#endif /* CONFIG_DEBUG_FS */ |
|
|
|
struct qcom_socinfo { |
|
struct soc_device *soc_dev; |
|
struct soc_device_attribute attr; |
|
#ifdef CONFIG_DEBUG_FS |
|
struct dentry *dbg_root; |
|
struct socinfo_params info; |
|
#endif /* CONFIG_DEBUG_FS */ |
|
}; |
|
|
|
struct soc_id { |
|
unsigned int id; |
|
const char *name; |
|
}; |
|
|
|
static const struct soc_id soc_id[] = { |
|
{ 87, "MSM8960" }, |
|
{ 109, "APQ8064" }, |
|
{ 122, "MSM8660A" }, |
|
{ 123, "MSM8260A" }, |
|
{ 124, "APQ8060A" }, |
|
{ 126, "MSM8974" }, |
|
{ 130, "MPQ8064" }, |
|
{ 138, "MSM8960AB" }, |
|
{ 139, "APQ8060AB" }, |
|
{ 140, "MSM8260AB" }, |
|
{ 141, "MSM8660AB" }, |
|
{ 145, "MSM8626" }, |
|
{ 147, "MSM8610" }, |
|
{ 153, "APQ8064AB" }, |
|
{ 158, "MSM8226" }, |
|
{ 159, "MSM8526" }, |
|
{ 161, "MSM8110" }, |
|
{ 162, "MSM8210" }, |
|
{ 163, "MSM8810" }, |
|
{ 164, "MSM8212" }, |
|
{ 165, "MSM8612" }, |
|
{ 166, "MSM8112" }, |
|
{ 168, "MSM8225Q" }, |
|
{ 169, "MSM8625Q" }, |
|
{ 170, "MSM8125Q" }, |
|
{ 172, "APQ8064AA" }, |
|
{ 178, "APQ8084" }, |
|
{ 184, "APQ8074" }, |
|
{ 185, "MSM8274" }, |
|
{ 186, "MSM8674" }, |
|
{ 194, "MSM8974PRO" }, |
|
{ 198, "MSM8126" }, |
|
{ 199, "APQ8026" }, |
|
{ 200, "MSM8926" }, |
|
{ 205, "MSM8326" }, |
|
{ 206, "MSM8916" }, |
|
{ 207, "MSM8994" }, |
|
{ 208, "APQ8074-AA" }, |
|
{ 209, "APQ8074-AB" }, |
|
{ 210, "APQ8074PRO" }, |
|
{ 211, "MSM8274-AA" }, |
|
{ 212, "MSM8274-AB" }, |
|
{ 213, "MSM8274PRO" }, |
|
{ 214, "MSM8674-AA" }, |
|
{ 215, "MSM8674-AB" }, |
|
{ 216, "MSM8674PRO" }, |
|
{ 217, "MSM8974-AA" }, |
|
{ 218, "MSM8974-AB" }, |
|
{ 219, "APQ8028" }, |
|
{ 220, "MSM8128" }, |
|
{ 221, "MSM8228" }, |
|
{ 222, "MSM8528" }, |
|
{ 223, "MSM8628" }, |
|
{ 224, "MSM8928" }, |
|
{ 225, "MSM8510" }, |
|
{ 226, "MSM8512" }, |
|
{ 233, "MSM8936" }, |
|
{ 239, "MSM8939" }, |
|
{ 240, "APQ8036" }, |
|
{ 241, "APQ8039" }, |
|
{ 246, "MSM8996" }, |
|
{ 247, "APQ8016" }, |
|
{ 248, "MSM8216" }, |
|
{ 249, "MSM8116" }, |
|
{ 250, "MSM8616" }, |
|
{ 251, "MSM8992" }, |
|
{ 253, "APQ8094" }, |
|
{ 290, "MDM9607" }, |
|
{ 291, "APQ8096" }, |
|
{ 292, "MSM8998" }, |
|
{ 293, "MSM8953" }, |
|
{ 296, "MDM8207" }, |
|
{ 297, "MDM9207" }, |
|
{ 298, "MDM9307" }, |
|
{ 299, "MDM9628" }, |
|
{ 304, "APQ8053" }, |
|
{ 305, "MSM8996SG" }, |
|
{ 310, "MSM8996AU" }, |
|
{ 311, "APQ8096AU" }, |
|
{ 312, "APQ8096SG" }, |
|
{ 317, "SDM660" }, |
|
{ 318, "SDM630" }, |
|
{ 319, "APQ8098" }, |
|
{ 321, "SDM845" }, |
|
{ 322, "MDM9206" }, |
|
{ 324, "SDA660" }, |
|
{ 325, "SDM658" }, |
|
{ 326, "SDA658" }, |
|
{ 327, "SDA630" }, |
|
{ 338, "SDM450" }, |
|
{ 341, "SDA845" }, |
|
{ 345, "SDM636" }, |
|
{ 346, "SDA636" }, |
|
{ 349, "SDM632" }, |
|
{ 350, "SDA632" }, |
|
{ 351, "SDA450" }, |
|
{ 356, "SM8250" }, |
|
{ 394, "SM6125" }, |
|
{ 402, "IPQ6018" }, |
|
{ 403, "IPQ6028" }, |
|
{ 421, "IPQ6000" }, |
|
{ 422, "IPQ6010" }, |
|
{ 425, "SC7180" }, |
|
{ 453, "IPQ6005" }, |
|
{ 455, "QRB5165" }, |
|
}; |
|
|
|
static const char *socinfo_machine(struct device *dev, unsigned int id) |
|
{ |
|
int idx; |
|
|
|
for (idx = 0; idx < ARRAY_SIZE(soc_id); idx++) { |
|
if (soc_id[idx].id == id) |
|
return soc_id[idx].name; |
|
} |
|
|
|
return NULL; |
|
} |
|
|
|
#ifdef CONFIG_DEBUG_FS |
|
|
|
#define QCOM_OPEN(name, _func) \ |
|
static int qcom_open_##name(struct inode *inode, struct file *file) \ |
|
{ \ |
|
return single_open(file, _func, inode->i_private); \ |
|
} \ |
|
\ |
|
static const struct file_operations qcom_ ##name## _ops = { \ |
|
.open = qcom_open_##name, \ |
|
.read = seq_read, \ |
|
.llseek = seq_lseek, \ |
|
.release = single_release, \ |
|
} |
|
|
|
#define DEBUGFS_ADD(info, name) \ |
|
debugfs_create_file(__stringify(name), 0444, \ |
|
qcom_socinfo->dbg_root, \ |
|
info, &qcom_ ##name## _ops) |
|
|
|
|
|
static int qcom_show_build_id(struct seq_file *seq, void *p) |
|
{ |
|
struct socinfo *socinfo = seq->private; |
|
|
|
seq_printf(seq, "%s\n", socinfo->build_id); |
|
|
|
return 0; |
|
} |
|
|
|
static int qcom_show_pmic_model(struct seq_file *seq, void *p) |
|
{ |
|
struct socinfo *socinfo = seq->private; |
|
int model = SOCINFO_MINOR(le32_to_cpu(socinfo->pmic_model)); |
|
|
|
if (model < 0) |
|
return -EINVAL; |
|
|
|
if (model < ARRAY_SIZE(pmic_models) && pmic_models[model]) |
|
seq_printf(seq, "%s\n", pmic_models[model]); |
|
else |
|
seq_printf(seq, "unknown (%d)\n", model); |
|
|
|
return 0; |
|
} |
|
|
|
static int qcom_show_pmic_model_array(struct seq_file *seq, void *p) |
|
{ |
|
struct socinfo *socinfo = seq->private; |
|
unsigned int num_pmics = le32_to_cpu(socinfo->num_pmics); |
|
unsigned int pmic_array_offset = le32_to_cpu(socinfo->pmic_array_offset); |
|
int i; |
|
void *ptr = socinfo; |
|
|
|
ptr += pmic_array_offset; |
|
|
|
/* No need for bounds checking, it happened at socinfo_debugfs_init */ |
|
for (i = 0; i < num_pmics; i++) { |
|
unsigned int model = SOCINFO_MINOR(get_unaligned_le32(ptr + 2 * i * sizeof(u32))); |
|
unsigned int die_rev = get_unaligned_le32(ptr + (2 * i + 1) * sizeof(u32)); |
|
|
|
if (model < ARRAY_SIZE(pmic_models) && pmic_models[model]) |
|
seq_printf(seq, "%s %u.%u\n", pmic_models[model], |
|
SOCINFO_MAJOR(die_rev), |
|
SOCINFO_MINOR(die_rev)); |
|
else |
|
seq_printf(seq, "unknown (%d)\n", model); |
|
} |
|
|
|
return 0; |
|
} |
|
|
|
static int qcom_show_pmic_die_revision(struct seq_file *seq, void *p) |
|
{ |
|
struct socinfo *socinfo = seq->private; |
|
|
|
seq_printf(seq, "%u.%u\n", |
|
SOCINFO_MAJOR(le32_to_cpu(socinfo->pmic_die_rev)), |
|
SOCINFO_MINOR(le32_to_cpu(socinfo->pmic_die_rev))); |
|
|
|
return 0; |
|
} |
|
|
|
static int qcom_show_chip_id(struct seq_file *seq, void *p) |
|
{ |
|
struct socinfo *socinfo = seq->private; |
|
|
|
seq_printf(seq, "%s\n", socinfo->chip_id); |
|
|
|
return 0; |
|
} |
|
|
|
QCOM_OPEN(build_id, qcom_show_build_id); |
|
QCOM_OPEN(pmic_model, qcom_show_pmic_model); |
|
QCOM_OPEN(pmic_model_array, qcom_show_pmic_model_array); |
|
QCOM_OPEN(pmic_die_rev, qcom_show_pmic_die_revision); |
|
QCOM_OPEN(chip_id, qcom_show_chip_id); |
|
|
|
#define DEFINE_IMAGE_OPS(type) \ |
|
static int show_image_##type(struct seq_file *seq, void *p) \ |
|
{ \ |
|
struct smem_image_version *image_version = seq->private; \ |
|
if (image_version->type[0] != '\0') \ |
|
seq_printf(seq, "%s\n", image_version->type); \ |
|
return 0; \ |
|
} \ |
|
static int open_image_##type(struct inode *inode, struct file *file) \ |
|
{ \ |
|
return single_open(file, show_image_##type, inode->i_private); \ |
|
} \ |
|
\ |
|
static const struct file_operations qcom_image_##type##_ops = { \ |
|
.open = open_image_##type, \ |
|
.read = seq_read, \ |
|
.llseek = seq_lseek, \ |
|
.release = single_release, \ |
|
} |
|
|
|
DEFINE_IMAGE_OPS(name); |
|
DEFINE_IMAGE_OPS(variant); |
|
DEFINE_IMAGE_OPS(oem); |
|
|
|
static void socinfo_debugfs_init(struct qcom_socinfo *qcom_socinfo, |
|
struct socinfo *info, size_t info_size) |
|
{ |
|
struct smem_image_version *versions; |
|
struct dentry *dentry; |
|
size_t size; |
|
int i; |
|
unsigned int num_pmics; |
|
unsigned int pmic_array_offset; |
|
|
|
qcom_socinfo->dbg_root = debugfs_create_dir("qcom_socinfo", NULL); |
|
|
|
qcom_socinfo->info.fmt = __le32_to_cpu(info->fmt); |
|
|
|
debugfs_create_x32("info_fmt", 0444, qcom_socinfo->dbg_root, |
|
&qcom_socinfo->info.fmt); |
|
|
|
switch (qcom_socinfo->info.fmt) { |
|
case SOCINFO_VERSION(0, 15): |
|
qcom_socinfo->info.nmodem_supported = __le32_to_cpu(info->nmodem_supported); |
|
|
|
debugfs_create_u32("nmodem_supported", 0444, qcom_socinfo->dbg_root, |
|
&qcom_socinfo->info.nmodem_supported); |
|
fallthrough; |
|
case SOCINFO_VERSION(0, 14): |
|
qcom_socinfo->info.num_clusters = __le32_to_cpu(info->num_clusters); |
|
qcom_socinfo->info.ncluster_array_offset = __le32_to_cpu(info->ncluster_array_offset); |
|
qcom_socinfo->info.num_defective_parts = __le32_to_cpu(info->num_defective_parts); |
|
qcom_socinfo->info.ndefective_parts_array_offset = __le32_to_cpu(info->ndefective_parts_array_offset); |
|
|
|
debugfs_create_u32("num_clusters", 0444, qcom_socinfo->dbg_root, |
|
&qcom_socinfo->info.num_clusters); |
|
debugfs_create_u32("ncluster_array_offset", 0444, qcom_socinfo->dbg_root, |
|
&qcom_socinfo->info.ncluster_array_offset); |
|
debugfs_create_u32("num_defective_parts", 0444, qcom_socinfo->dbg_root, |
|
&qcom_socinfo->info.num_defective_parts); |
|
debugfs_create_u32("ndefective_parts_array_offset", 0444, qcom_socinfo->dbg_root, |
|
&qcom_socinfo->info.ndefective_parts_array_offset); |
|
fallthrough; |
|
case SOCINFO_VERSION(0, 13): |
|
qcom_socinfo->info.nproduct_id = __le32_to_cpu(info->nproduct_id); |
|
|
|
debugfs_create_u32("nproduct_id", 0444, qcom_socinfo->dbg_root, |
|
&qcom_socinfo->info.nproduct_id); |
|
DEBUGFS_ADD(info, chip_id); |
|
fallthrough; |
|
case SOCINFO_VERSION(0, 12): |
|
qcom_socinfo->info.chip_family = |
|
__le32_to_cpu(info->chip_family); |
|
qcom_socinfo->info.raw_device_family = |
|
__le32_to_cpu(info->raw_device_family); |
|
qcom_socinfo->info.raw_device_num = |
|
__le32_to_cpu(info->raw_device_num); |
|
|
|
debugfs_create_x32("chip_family", 0444, qcom_socinfo->dbg_root, |
|
&qcom_socinfo->info.chip_family); |
|
debugfs_create_x32("raw_device_family", 0444, |
|
qcom_socinfo->dbg_root, |
|
&qcom_socinfo->info.raw_device_family); |
|
debugfs_create_x32("raw_device_number", 0444, |
|
qcom_socinfo->dbg_root, |
|
&qcom_socinfo->info.raw_device_num); |
|
fallthrough; |
|
case SOCINFO_VERSION(0, 11): |
|
num_pmics = le32_to_cpu(info->num_pmics); |
|
pmic_array_offset = le32_to_cpu(info->pmic_array_offset); |
|
if (pmic_array_offset + 2 * num_pmics * sizeof(u32) <= info_size) |
|
DEBUGFS_ADD(info, pmic_model_array); |
|
fallthrough; |
|
case SOCINFO_VERSION(0, 10): |
|
case SOCINFO_VERSION(0, 9): |
|
qcom_socinfo->info.foundry_id = __le32_to_cpu(info->foundry_id); |
|
|
|
debugfs_create_u32("foundry_id", 0444, qcom_socinfo->dbg_root, |
|
&qcom_socinfo->info.foundry_id); |
|
fallthrough; |
|
case SOCINFO_VERSION(0, 8): |
|
case SOCINFO_VERSION(0, 7): |
|
DEBUGFS_ADD(info, pmic_model); |
|
DEBUGFS_ADD(info, pmic_die_rev); |
|
fallthrough; |
|
case SOCINFO_VERSION(0, 6): |
|
qcom_socinfo->info.hw_plat_subtype = |
|
__le32_to_cpu(info->hw_plat_subtype); |
|
|
|
debugfs_create_u32("hardware_platform_subtype", 0444, |
|
qcom_socinfo->dbg_root, |
|
&qcom_socinfo->info.hw_plat_subtype); |
|
fallthrough; |
|
case SOCINFO_VERSION(0, 5): |
|
qcom_socinfo->info.accessory_chip = |
|
__le32_to_cpu(info->accessory_chip); |
|
|
|
debugfs_create_u32("accessory_chip", 0444, |
|
qcom_socinfo->dbg_root, |
|
&qcom_socinfo->info.accessory_chip); |
|
fallthrough; |
|
case SOCINFO_VERSION(0, 4): |
|
qcom_socinfo->info.plat_ver = __le32_to_cpu(info->plat_ver); |
|
|
|
debugfs_create_u32("platform_version", 0444, |
|
qcom_socinfo->dbg_root, |
|
&qcom_socinfo->info.plat_ver); |
|
fallthrough; |
|
case SOCINFO_VERSION(0, 3): |
|
qcom_socinfo->info.hw_plat = __le32_to_cpu(info->hw_plat); |
|
|
|
debugfs_create_u32("hardware_platform", 0444, |
|
qcom_socinfo->dbg_root, |
|
&qcom_socinfo->info.hw_plat); |
|
fallthrough; |
|
case SOCINFO_VERSION(0, 2): |
|
qcom_socinfo->info.raw_ver = __le32_to_cpu(info->raw_ver); |
|
|
|
debugfs_create_u32("raw_version", 0444, qcom_socinfo->dbg_root, |
|
&qcom_socinfo->info.raw_ver); |
|
fallthrough; |
|
case SOCINFO_VERSION(0, 1): |
|
DEBUGFS_ADD(info, build_id); |
|
break; |
|
} |
|
|
|
versions = qcom_smem_get(QCOM_SMEM_HOST_ANY, SMEM_IMAGE_VERSION_TABLE, |
|
&size); |
|
|
|
for (i = 0; i < ARRAY_SIZE(socinfo_image_names); i++) { |
|
if (!socinfo_image_names[i]) |
|
continue; |
|
|
|
dentry = debugfs_create_dir(socinfo_image_names[i], |
|
qcom_socinfo->dbg_root); |
|
debugfs_create_file("name", 0444, dentry, &versions[i], |
|
&qcom_image_name_ops); |
|
debugfs_create_file("variant", 0444, dentry, &versions[i], |
|
&qcom_image_variant_ops); |
|
debugfs_create_file("oem", 0444, dentry, &versions[i], |
|
&qcom_image_oem_ops); |
|
} |
|
} |
|
|
|
static void socinfo_debugfs_exit(struct qcom_socinfo *qcom_socinfo) |
|
{ |
|
debugfs_remove_recursive(qcom_socinfo->dbg_root); |
|
} |
|
#else |
|
static void socinfo_debugfs_init(struct qcom_socinfo *qcom_socinfo, |
|
struct socinfo *info, size_t info_size) |
|
{ |
|
} |
|
static void socinfo_debugfs_exit(struct qcom_socinfo *qcom_socinfo) { } |
|
#endif /* CONFIG_DEBUG_FS */ |
|
|
|
static int qcom_socinfo_probe(struct platform_device *pdev) |
|
{ |
|
struct qcom_socinfo *qs; |
|
struct socinfo *info; |
|
size_t item_size; |
|
|
|
info = qcom_smem_get(QCOM_SMEM_HOST_ANY, SMEM_HW_SW_BUILD_ID, |
|
&item_size); |
|
if (IS_ERR(info)) { |
|
dev_err(&pdev->dev, "Couldn't find socinfo\n"); |
|
return PTR_ERR(info); |
|
} |
|
|
|
qs = devm_kzalloc(&pdev->dev, sizeof(*qs), GFP_KERNEL); |
|
if (!qs) |
|
return -ENOMEM; |
|
|
|
qs->attr.family = "Snapdragon"; |
|
qs->attr.machine = socinfo_machine(&pdev->dev, |
|
le32_to_cpu(info->id)); |
|
qs->attr.soc_id = devm_kasprintf(&pdev->dev, GFP_KERNEL, "%u", |
|
le32_to_cpu(info->id)); |
|
qs->attr.revision = devm_kasprintf(&pdev->dev, GFP_KERNEL, "%u.%u", |
|
SOCINFO_MAJOR(le32_to_cpu(info->ver)), |
|
SOCINFO_MINOR(le32_to_cpu(info->ver))); |
|
if (offsetof(struct socinfo, serial_num) <= item_size) |
|
qs->attr.serial_number = devm_kasprintf(&pdev->dev, GFP_KERNEL, |
|
"%u", |
|
le32_to_cpu(info->serial_num)); |
|
|
|
qs->soc_dev = soc_device_register(&qs->attr); |
|
if (IS_ERR(qs->soc_dev)) |
|
return PTR_ERR(qs->soc_dev); |
|
|
|
socinfo_debugfs_init(qs, info, item_size); |
|
|
|
/* Feed the soc specific unique data into entropy pool */ |
|
add_device_randomness(info, item_size); |
|
|
|
platform_set_drvdata(pdev, qs); |
|
|
|
return 0; |
|
} |
|
|
|
static int qcom_socinfo_remove(struct platform_device *pdev) |
|
{ |
|
struct qcom_socinfo *qs = platform_get_drvdata(pdev); |
|
|
|
soc_device_unregister(qs->soc_dev); |
|
|
|
socinfo_debugfs_exit(qs); |
|
|
|
return 0; |
|
} |
|
|
|
static struct platform_driver qcom_socinfo_driver = { |
|
.probe = qcom_socinfo_probe, |
|
.remove = qcom_socinfo_remove, |
|
.driver = { |
|
.name = "qcom-socinfo", |
|
}, |
|
}; |
|
|
|
module_platform_driver(qcom_socinfo_driver); |
|
|
|
MODULE_DESCRIPTION("Qualcomm SoCinfo driver"); |
|
MODULE_LICENSE("GPL v2"); |
|
MODULE_ALIAS("platform:qcom-socinfo");
|
|
|