forked from Qortal/Brooklyn
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
168 lines
4.1 KiB
168 lines
4.1 KiB
/* |
|
* Q40 I/O port IDE Driver |
|
* |
|
* (c) Richard Zidlicky |
|
* |
|
* This file is subject to the terms and conditions of the GNU General Public |
|
* License. See the file COPYING in the main directory of this archive for |
|
* more details. |
|
* |
|
* |
|
*/ |
|
|
|
#include <linux/types.h> |
|
#include <linux/mm.h> |
|
#include <linux/interrupt.h> |
|
#include <linux/blkdev.h> |
|
#include <linux/ide.h> |
|
#include <linux/module.h> |
|
|
|
#include <asm/ide.h> |
|
|
|
/* |
|
* Bases of the IDE interfaces |
|
*/ |
|
|
|
#define Q40IDE_NUM_HWIFS 2 |
|
|
|
#define PCIDE_BASE1 0x1f0 |
|
#define PCIDE_BASE2 0x170 |
|
#define PCIDE_BASE3 0x1e8 |
|
#define PCIDE_BASE4 0x168 |
|
#define PCIDE_BASE5 0x1e0 |
|
#define PCIDE_BASE6 0x160 |
|
|
|
static const unsigned long pcide_bases[Q40IDE_NUM_HWIFS] = { |
|
PCIDE_BASE1, PCIDE_BASE2, /* PCIDE_BASE3, PCIDE_BASE4 , PCIDE_BASE5, |
|
PCIDE_BASE6 */ |
|
}; |
|
|
|
static int q40ide_default_irq(unsigned long base) |
|
{ |
|
switch (base) { |
|
case 0x1f0: return 14; |
|
case 0x170: return 15; |
|
case 0x1e8: return 11; |
|
default: |
|
return 0; |
|
} |
|
} |
|
|
|
|
|
/* |
|
* Addresses are pretranslated for Q40 ISA access. |
|
*/ |
|
static void q40_ide_setup_ports(struct ide_hw *hw, unsigned long base, int irq) |
|
{ |
|
memset(hw, 0, sizeof(*hw)); |
|
/* BIG FAT WARNING: |
|
assumption: only DATA port is ever used in 16 bit mode */ |
|
hw->io_ports.data_addr = Q40_ISA_IO_W(base); |
|
hw->io_ports.error_addr = Q40_ISA_IO_B(base + 1); |
|
hw->io_ports.nsect_addr = Q40_ISA_IO_B(base + 2); |
|
hw->io_ports.lbal_addr = Q40_ISA_IO_B(base + 3); |
|
hw->io_ports.lbam_addr = Q40_ISA_IO_B(base + 4); |
|
hw->io_ports.lbah_addr = Q40_ISA_IO_B(base + 5); |
|
hw->io_ports.device_addr = Q40_ISA_IO_B(base + 6); |
|
hw->io_ports.status_addr = Q40_ISA_IO_B(base + 7); |
|
hw->io_ports.ctl_addr = Q40_ISA_IO_B(base + 0x206); |
|
|
|
hw->irq = irq; |
|
} |
|
|
|
static void q40ide_input_data(ide_drive_t *drive, struct ide_cmd *cmd, |
|
void *buf, unsigned int len) |
|
{ |
|
unsigned long data_addr = drive->hwif->io_ports.data_addr; |
|
|
|
if (drive->media == ide_disk && cmd && (cmd->tf_flags & IDE_TFLAG_FS)) { |
|
__ide_mm_insw(data_addr, buf, (len + 1) / 2); |
|
return; |
|
} |
|
|
|
raw_insw_swapw((u16 *)data_addr, buf, (len + 1) / 2); |
|
} |
|
|
|
static void q40ide_output_data(ide_drive_t *drive, struct ide_cmd *cmd, |
|
void *buf, unsigned int len) |
|
{ |
|
unsigned long data_addr = drive->hwif->io_ports.data_addr; |
|
|
|
if (drive->media == ide_disk && cmd && (cmd->tf_flags & IDE_TFLAG_FS)) { |
|
__ide_mm_outsw(data_addr, buf, (len + 1) / 2); |
|
return; |
|
} |
|
|
|
raw_outsw_swapw((u16 *)data_addr, buf, (len + 1) / 2); |
|
} |
|
|
|
/* Q40 has a byte-swapped IDE interface */ |
|
static const struct ide_tp_ops q40ide_tp_ops = { |
|
.exec_command = ide_exec_command, |
|
.read_status = ide_read_status, |
|
.read_altstatus = ide_read_altstatus, |
|
.write_devctl = ide_write_devctl, |
|
|
|
.dev_select = ide_dev_select, |
|
.tf_load = ide_tf_load, |
|
.tf_read = ide_tf_read, |
|
|
|
.input_data = q40ide_input_data, |
|
.output_data = q40ide_output_data, |
|
}; |
|
|
|
static const struct ide_port_info q40ide_port_info = { |
|
.tp_ops = &q40ide_tp_ops, |
|
.host_flags = IDE_HFLAG_MMIO | IDE_HFLAG_NO_DMA, |
|
.irq_flags = IRQF_SHARED, |
|
.chipset = ide_generic, |
|
}; |
|
|
|
/* |
|
* the static array is needed to have the name reported in /proc/ioports, |
|
* hwif->name unfortunately isn't available yet |
|
*/ |
|
static const char *q40_ide_names[Q40IDE_NUM_HWIFS]={ |
|
"ide0", "ide1" |
|
}; |
|
|
|
/* |
|
* Probe for Q40 IDE interfaces |
|
*/ |
|
|
|
static int __init q40ide_init(void) |
|
{ |
|
int i; |
|
struct ide_hw hw[Q40IDE_NUM_HWIFS], *hws[] = { NULL, NULL }; |
|
|
|
if (!MACH_IS_Q40) |
|
return -ENODEV; |
|
|
|
printk(KERN_INFO "ide: Q40 IDE controller\n"); |
|
|
|
for (i = 0; i < Q40IDE_NUM_HWIFS; i++) { |
|
const char *name = q40_ide_names[i]; |
|
|
|
if (!request_region(pcide_bases[i], 8, name)) { |
|
printk("could not reserve ports %lx-%lx for %s\n", |
|
pcide_bases[i],pcide_bases[i]+8,name); |
|
continue; |
|
} |
|
if (!request_region(pcide_bases[i]+0x206, 1, name)) { |
|
printk("could not reserve port %lx for %s\n", |
|
pcide_bases[i]+0x206,name); |
|
release_region(pcide_bases[i], 8); |
|
continue; |
|
} |
|
q40_ide_setup_ports(&hw[i], pcide_bases[i], |
|
q40ide_default_irq(pcide_bases[i])); |
|
|
|
hws[i] = &hw[i]; |
|
} |
|
|
|
return ide_host_add(&q40ide_port_info, hws, Q40IDE_NUM_HWIFS, NULL); |
|
} |
|
|
|
module_init(q40ide_init); |
|
|
|
MODULE_LICENSE("GPL");
|
|
|