forked from Qortal/Brooklyn
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
429 lines
7.5 KiB
429 lines
7.5 KiB
// SPDX-License-Identifier: GPL-2.0 |
|
/dts-v1/; |
|
|
|
#include "tegra210-p2180.dtsi" |
|
#include "tegra210-p2597.dtsi" |
|
|
|
/ { |
|
model = "NVIDIA Jetson TX1 Developer Kit"; |
|
compatible = "nvidia,p2371-2180", "nvidia,tegra210"; |
|
|
|
pcie@1003000 { |
|
status = "okay"; |
|
|
|
avdd-pll-uerefe-supply = <&avdd_1v05_pll>; |
|
hvddio-pex-supply = <&vdd_1v8>; |
|
dvddio-pex-supply = <&vdd_pex_1v05>; |
|
dvdd-pex-pll-supply = <&vdd_pex_1v05>; |
|
hvdd-pex-pll-e-supply = <&vdd_1v8>; |
|
vddio-pex-ctl-supply = <&vdd_1v8>; |
|
|
|
pci@1,0 { |
|
phys = <&{/padctl@7009f000/pads/pcie/lanes/pcie-0}>, |
|
<&{/padctl@7009f000/pads/pcie/lanes/pcie-1}>, |
|
<&{/padctl@7009f000/pads/pcie/lanes/pcie-2}>, |
|
<&{/padctl@7009f000/pads/pcie/lanes/pcie-3}>; |
|
phy-names = "pcie-0", "pcie-1", "pcie-2", "pcie-3"; |
|
status = "okay"; |
|
}; |
|
|
|
pci@2,0 { |
|
phys = <&{/padctl@7009f000/pads/pcie/lanes/pcie-4}>; |
|
phy-names = "pcie-0"; |
|
status = "okay"; |
|
}; |
|
}; |
|
|
|
host1x@50000000 { |
|
dsi@54300000 { |
|
status = "okay"; |
|
|
|
avdd-dsi-csi-supply = <&vdd_dsi_csi>; |
|
|
|
panel@0 { |
|
compatible = "auo,b080uan01"; |
|
reg = <0>; |
|
|
|
enable-gpios = <&gpio TEGRA_GPIO(V, 2) |
|
GPIO_ACTIVE_HIGH>; |
|
power-supply = <&vdd_5v0_io>; |
|
backlight = <&backlight>; |
|
}; |
|
}; |
|
}; |
|
|
|
i2c@7000c400 { |
|
backlight: backlight@2c { |
|
compatible = "ti,lp8557"; |
|
reg = <0x2c>; |
|
power-supply = <&vdd_3v3_sys>; |
|
|
|
dev-ctrl = /bits/ 8 <0x80>; |
|
init-brt = /bits/ 8 <0xff>; |
|
|
|
pwm-period = <29334>; |
|
|
|
pwms = <&pwm 0 29334>; |
|
pwm-names = "lp8557"; |
|
|
|
/* 3 LED string */ |
|
rom_14h { |
|
rom-addr = /bits/ 8 <0x14>; |
|
rom-val = /bits/ 8 <0x87>; |
|
}; |
|
|
|
/* boost frequency 1 MHz */ |
|
rom_13h { |
|
rom-addr = /bits/ 8 <0x13>; |
|
rom-val = /bits/ 8 <0x01>; |
|
}; |
|
}; |
|
}; |
|
|
|
i2c@7000c500 { |
|
/* carrier board ID EEPROM */ |
|
eeprom@57 { |
|
compatible = "atmel,24c02"; |
|
reg = <0x57>; |
|
|
|
label = "system"; |
|
vcc-supply = <&vdd_1v8>; |
|
address-width = <8>; |
|
pagesize = <8>; |
|
size = <256>; |
|
read-only; |
|
}; |
|
}; |
|
|
|
clock@70110000 { |
|
status = "okay"; |
|
|
|
nvidia,cf = <6>; |
|
nvidia,ci = <0>; |
|
nvidia,cg = <2>; |
|
nvidia,droop-ctrl = <0x00000f00>; |
|
nvidia,force-mode = <1>; |
|
nvidia,sample-rate = <25000>; |
|
|
|
nvidia,pwm-min-microvolts = <708000>; |
|
nvidia,pwm-period-nanoseconds = <2500>; /* 2.5us */ |
|
nvidia,pwm-to-pmic; |
|
nvidia,pwm-tristate-microvolts = <1000000>; |
|
nvidia,pwm-voltage-step-microvolts = <19200>; |
|
|
|
pinctrl-names = "dvfs_pwm_enable", "dvfs_pwm_disable"; |
|
pinctrl-0 = <&dvfs_pwm_active_state>; |
|
pinctrl-1 = <&dvfs_pwm_inactive_state>; |
|
}; |
|
|
|
aconnect@702c0000 { |
|
status = "okay"; |
|
|
|
dma-controller@702e2000 { |
|
status = "okay"; |
|
}; |
|
|
|
interrupt-controller@702f9000 { |
|
status = "okay"; |
|
}; |
|
|
|
ahub@702d0800 { |
|
status = "okay"; |
|
|
|
admaif@702d0000 { |
|
status = "okay"; |
|
}; |
|
|
|
i2s@702d1000 { |
|
status = "okay"; |
|
|
|
ports { |
|
#address-cells = <1>; |
|
#size-cells = <0>; |
|
|
|
port@0 { |
|
reg = <0>; |
|
|
|
i2s1_cif_ep: endpoint { |
|
remote-endpoint = <&xbar_i2s1_ep>; |
|
}; |
|
}; |
|
|
|
i2s1_port: port@1 { |
|
reg = <1>; |
|
|
|
i2s1_dap_ep: endpoint { |
|
dai-format = "i2s"; |
|
/* Placeholder for external Codec */ |
|
}; |
|
}; |
|
}; |
|
}; |
|
|
|
i2s@702d1100 { |
|
status = "okay"; |
|
|
|
ports { |
|
#address-cells = <1>; |
|
#size-cells = <0>; |
|
|
|
port@0 { |
|
reg = <0>; |
|
|
|
i2s2_cif_ep: endpoint { |
|
remote-endpoint = <&xbar_i2s2_ep>; |
|
}; |
|
}; |
|
|
|
i2s2_port: port@1 { |
|
reg = <1>; |
|
|
|
i2s2_dap_ep: endpoint { |
|
dai-format = "i2s"; |
|
/* Placeholder for external Codec */ |
|
}; |
|
}; |
|
}; |
|
}; |
|
|
|
i2s@702d1200 { |
|
status = "okay"; |
|
|
|
ports { |
|
#address-cells = <1>; |
|
#size-cells = <0>; |
|
|
|
port@0 { |
|
reg = <0>; |
|
|
|
i2s3_cif_ep: endpoint { |
|
remote-endpoint = <&xbar_i2s3_ep>; |
|
}; |
|
}; |
|
|
|
i2s3_port: port@1 { |
|
reg = <1>; |
|
|
|
i2s3_dap_ep: endpoint { |
|
dai-format = "i2s"; |
|
/* Placeholder for external Codec */ |
|
}; |
|
}; |
|
}; |
|
}; |
|
|
|
i2s@702d1300 { |
|
status = "okay"; |
|
|
|
ports { |
|
#address-cells = <1>; |
|
#size-cells = <0>; |
|
|
|
port@0 { |
|
reg = <0>; |
|
|
|
i2s4_cif_ep: endpoint { |
|
remote-endpoint = <&xbar_i2s4_ep>; |
|
}; |
|
}; |
|
|
|
i2s4_port: port@1 { |
|
reg = <1>; |
|
|
|
i2s4_dap_ep: endpoint { |
|
dai-format = "i2s"; |
|
/* Placeholder for external Codec */ |
|
}; |
|
}; |
|
}; |
|
}; |
|
|
|
i2s@702d1400 { |
|
status = "okay"; |
|
|
|
ports { |
|
#address-cells = <1>; |
|
#size-cells = <0>; |
|
|
|
port@0 { |
|
reg = <0>; |
|
|
|
i2s5_cif_ep: endpoint { |
|
remote-endpoint = <&xbar_i2s5_ep>; |
|
}; |
|
}; |
|
|
|
i2s5_port: port@1 { |
|
reg = <1>; |
|
|
|
i2s5_dap_ep: endpoint { |
|
dai-format = "i2s"; |
|
/* Placeholder for external Codec */ |
|
}; |
|
}; |
|
}; |
|
}; |
|
|
|
dmic@702d4000 { |
|
status = "okay"; |
|
|
|
ports { |
|
#address-cells = <1>; |
|
#size-cells = <0>; |
|
|
|
port@0 { |
|
reg = <0>; |
|
|
|
dmic1_cif_ep: endpoint { |
|
remote-endpoint = <&xbar_dmic1_ep>; |
|
}; |
|
}; |
|
|
|
dmic1_port: port@1 { |
|
reg = <1>; |
|
|
|
dmic1_dap_ep: endpoint { |
|
/* Placeholder for external Codec */ |
|
}; |
|
}; |
|
}; |
|
}; |
|
|
|
dmic@702d4100 { |
|
status = "okay"; |
|
|
|
ports { |
|
#address-cells = <1>; |
|
#size-cells = <0>; |
|
|
|
port@0 { |
|
reg = <0>; |
|
|
|
dmic2_cif_ep: endpoint { |
|
remote-endpoint = <&xbar_dmic2_ep>; |
|
}; |
|
}; |
|
|
|
dmic2_port: port@1 { |
|
reg = <1>; |
|
|
|
dmic2_dap_ep: endpoint { |
|
/* Placeholder for external Codec */ |
|
}; |
|
}; |
|
}; |
|
}; |
|
|
|
dmic@702d4200 { |
|
status = "okay"; |
|
|
|
ports { |
|
#address-cells = <1>; |
|
#size-cells = <0>; |
|
|
|
port@0 { |
|
reg = <0>; |
|
|
|
dmic3_cif_ep: endpoint { |
|
remote-endpoint = <&xbar_dmic3_ep>; |
|
}; |
|
}; |
|
|
|
dmic3_port: port@1 { |
|
reg = <1>; |
|
|
|
dmic3_dap_ep: endpoint { |
|
/* Placeholder for external Codec */ |
|
}; |
|
}; |
|
}; |
|
}; |
|
|
|
ports { |
|
xbar_i2s1_port: port@a { |
|
reg = <0xa>; |
|
|
|
xbar_i2s1_ep: endpoint { |
|
remote-endpoint = <&i2s1_cif_ep>; |
|
}; |
|
}; |
|
|
|
xbar_i2s2_port: port@b { |
|
reg = <0xb>; |
|
|
|
xbar_i2s2_ep: endpoint { |
|
remote-endpoint = <&i2s2_cif_ep>; |
|
}; |
|
}; |
|
|
|
xbar_i2s3_port: port@c { |
|
reg = <0xc>; |
|
|
|
xbar_i2s3_ep: endpoint { |
|
remote-endpoint = <&i2s3_cif_ep>; |
|
}; |
|
}; |
|
|
|
xbar_i2s4_port: port@d { |
|
reg = <0xd>; |
|
|
|
xbar_i2s4_ep: endpoint { |
|
remote-endpoint = <&i2s4_cif_ep>; |
|
}; |
|
}; |
|
|
|
xbar_i2s5_port: port@e { |
|
reg = <0xe>; |
|
|
|
xbar_i2s5_ep: endpoint { |
|
remote-endpoint = <&i2s5_cif_ep>; |
|
}; |
|
}; |
|
|
|
xbar_dmic1_port: port@f { |
|
reg = <0xf>; |
|
|
|
xbar_dmic1_ep: endpoint { |
|
remote-endpoint = <&dmic1_cif_ep>; |
|
}; |
|
}; |
|
|
|
xbar_dmic2_port: port@10 { |
|
reg = <0x10>; |
|
|
|
xbar_dmic2_ep: endpoint { |
|
remote-endpoint = <&dmic2_cif_ep>; |
|
}; |
|
}; |
|
|
|
xbar_dmic3_port: port@11 { |
|
reg = <0x11>; |
|
|
|
xbar_dmic3_ep: endpoint { |
|
remote-endpoint = <&dmic3_cif_ep>; |
|
}; |
|
}; |
|
}; |
|
}; |
|
}; |
|
|
|
sound { |
|
compatible = "nvidia,tegra210-audio-graph-card"; |
|
status = "okay"; |
|
|
|
dais = /* FE */ |
|
<&admaif1_port>, <&admaif2_port>, <&admaif3_port>, |
|
<&admaif4_port>, <&admaif5_port>, <&admaif6_port>, |
|
<&admaif7_port>, <&admaif8_port>, <&admaif9_port>, |
|
<&admaif10_port>, |
|
/* Router */ |
|
<&xbar_i2s1_port>, <&xbar_i2s2_port>, <&xbar_i2s3_port>, |
|
<&xbar_i2s4_port>, <&xbar_i2s5_port>, <&xbar_dmic1_port>, |
|
<&xbar_dmic2_port>, <&xbar_dmic3_port>, |
|
/* I/O DAP Ports */ |
|
<&i2s1_port>, <&i2s2_port>, <&i2s3_port>, <&i2s4_port>, |
|
<&i2s5_port>, <&dmic1_port>, <&dmic2_port>, <&dmic3_port>; |
|
|
|
label = "NVIDIA Jetson TX1 APE"; |
|
}; |
|
};
|
|
|