forked from Qortal/Brooklyn
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
579 lines
15 KiB
579 lines
15 KiB
// SPDX-License-Identifier: GPL-2.0-only |
|
/* |
|
* et8ek8_mode.c |
|
* |
|
* Copyright (C) 2008 Nokia Corporation |
|
* |
|
* Contact: Sakari Ailus <[email protected]> |
|
* Tuukka Toivonen <[email protected]> |
|
*/ |
|
|
|
#include "et8ek8_reg.h" |
|
|
|
/* |
|
* Stingray sensor mode settings for Scooby |
|
*/ |
|
|
|
/* Mode1_poweron_Mode2_16VGA_2592x1968_12.07fps */ |
|
static struct et8ek8_reglist mode1_poweron_mode2_16vga_2592x1968_12_07fps = { |
|
/* (without the +1) |
|
* SPCK = 80 MHz |
|
* CCP2 = 640 MHz |
|
* VCO = 640 MHz |
|
* VCOUNT = 84 (2016) |
|
* HCOUNT = 137 (3288) |
|
* CKREF_DIV = 2 |
|
* CKVAR_DIV = 200 |
|
* VCO_DIV = 0 |
|
* SPCK_DIV = 7 |
|
* MRCK_DIV = 7 |
|
* LVDSCK_DIV = 0 |
|
*/ |
|
.type = ET8EK8_REGLIST_POWERON, |
|
.mode = { |
|
.sensor_width = 2592, |
|
.sensor_height = 1968, |
|
.sensor_window_origin_x = 0, |
|
.sensor_window_origin_y = 0, |
|
.sensor_window_width = 2592, |
|
.sensor_window_height = 1968, |
|
.width = 3288, |
|
.height = 2016, |
|
.window_origin_x = 0, |
|
.window_origin_y = 0, |
|
.window_width = 2592, |
|
.window_height = 1968, |
|
.pixel_clock = 80000000, |
|
.ext_clock = 9600000, |
|
.timeperframe = { |
|
.numerator = 100, |
|
.denominator = 1207 |
|
}, |
|
.max_exp = 2012, |
|
/* .max_gain = 0, */ |
|
.bus_format = MEDIA_BUS_FMT_SGRBG10_1X10, |
|
.sensitivity = 65536 |
|
}, |
|
.regs = { |
|
/* Need to set firstly */ |
|
{ ET8EK8_REG_8BIT, 0x126C, 0xCC }, |
|
/* Strobe and Data of CCP2 delay are minimized. */ |
|
{ ET8EK8_REG_8BIT, 0x1269, 0x00 }, |
|
/* Refined value of Min H_COUNT */ |
|
{ ET8EK8_REG_8BIT, 0x1220, 0x89 }, |
|
/* Frequency of SPCK setting (SPCK=MRCK) */ |
|
{ ET8EK8_REG_8BIT, 0x123A, 0x07 }, |
|
{ ET8EK8_REG_8BIT, 0x1241, 0x94 }, |
|
{ ET8EK8_REG_8BIT, 0x1242, 0x02 }, |
|
{ ET8EK8_REG_8BIT, 0x124B, 0x00 }, |
|
{ ET8EK8_REG_8BIT, 0x1255, 0xFF }, |
|
{ ET8EK8_REG_8BIT, 0x1256, 0x9F }, |
|
{ ET8EK8_REG_8BIT, 0x1258, 0x00 }, |
|
/* From parallel out to serial out */ |
|
{ ET8EK8_REG_8BIT, 0x125D, 0x88 }, |
|
/* From w/ embedded data to w/o embedded data */ |
|
{ ET8EK8_REG_8BIT, 0x125E, 0xC0 }, |
|
/* CCP2 out is from STOP to ACTIVE */ |
|
{ ET8EK8_REG_8BIT, 0x1263, 0x98 }, |
|
{ ET8EK8_REG_8BIT, 0x1268, 0xC6 }, |
|
{ ET8EK8_REG_8BIT, 0x1434, 0x00 }, |
|
{ ET8EK8_REG_8BIT, 0x1163, 0x44 }, |
|
{ ET8EK8_REG_8BIT, 0x1166, 0x29 }, |
|
{ ET8EK8_REG_8BIT, 0x1140, 0x02 }, |
|
{ ET8EK8_REG_8BIT, 0x1011, 0x24 }, |
|
{ ET8EK8_REG_8BIT, 0x1151, 0x80 }, |
|
{ ET8EK8_REG_8BIT, 0x1152, 0x23 }, |
|
/* Initial setting for improvement2 of lower frequency noise */ |
|
{ ET8EK8_REG_8BIT, 0x1014, 0x05 }, |
|
{ ET8EK8_REG_8BIT, 0x1033, 0x06 }, |
|
{ ET8EK8_REG_8BIT, 0x1034, 0x79 }, |
|
{ ET8EK8_REG_8BIT, 0x1423, 0x3F }, |
|
{ ET8EK8_REG_8BIT, 0x1424, 0x3F }, |
|
{ ET8EK8_REG_8BIT, 0x1426, 0x00 }, |
|
/* Switch of Preset-White-balance (0d:disable / 1d:enable) */ |
|
{ ET8EK8_REG_8BIT, 0x1439, 0x00 }, |
|
/* Switch of blemish correction (0d:disable / 1d:enable) */ |
|
{ ET8EK8_REG_8BIT, 0x161F, 0x60 }, |
|
/* Switch of auto noise correction (0d:disable / 1d:enable) */ |
|
{ ET8EK8_REG_8BIT, 0x1634, 0x00 }, |
|
{ ET8EK8_REG_8BIT, 0x1646, 0x00 }, |
|
{ ET8EK8_REG_8BIT, 0x1648, 0x00 }, |
|
{ ET8EK8_REG_8BIT, 0x113E, 0x01 }, |
|
{ ET8EK8_REG_8BIT, 0x113F, 0x22 }, |
|
{ ET8EK8_REG_8BIT, 0x1239, 0x64 }, |
|
{ ET8EK8_REG_8BIT, 0x1238, 0x02 }, |
|
{ ET8EK8_REG_8BIT, 0x123B, 0x70 }, |
|
{ ET8EK8_REG_8BIT, 0x123A, 0x07 }, |
|
{ ET8EK8_REG_8BIT, 0x121B, 0x64 }, |
|
{ ET8EK8_REG_8BIT, 0x121D, 0x64 }, |
|
{ ET8EK8_REG_8BIT, 0x1221, 0x00 }, |
|
{ ET8EK8_REG_8BIT, 0x1220, 0x89 }, |
|
{ ET8EK8_REG_8BIT, 0x1223, 0x00 }, |
|
{ ET8EK8_REG_8BIT, 0x1222, 0x54 }, |
|
{ ET8EK8_REG_8BIT, 0x125D, 0x88 }, /* CCP_LVDS_MODE/ */ |
|
{ ET8EK8_REG_TERM, 0, 0} |
|
} |
|
}; |
|
|
|
/* Mode1_16VGA_2592x1968_13.12fps_DPCM10-8 */ |
|
static struct et8ek8_reglist mode1_16vga_2592x1968_13_12fps_dpcm10_8 = { |
|
/* (without the +1) |
|
* SPCK = 80 MHz |
|
* CCP2 = 560 MHz |
|
* VCO = 560 MHz |
|
* VCOUNT = 84 (2016) |
|
* HCOUNT = 128 (3072) |
|
* CKREF_DIV = 2 |
|
* CKVAR_DIV = 175 |
|
* VCO_DIV = 0 |
|
* SPCK_DIV = 6 |
|
* MRCK_DIV = 7 |
|
* LVDSCK_DIV = 0 |
|
*/ |
|
.type = ET8EK8_REGLIST_MODE, |
|
.mode = { |
|
.sensor_width = 2592, |
|
.sensor_height = 1968, |
|
.sensor_window_origin_x = 0, |
|
.sensor_window_origin_y = 0, |
|
.sensor_window_width = 2592, |
|
.sensor_window_height = 1968, |
|
.width = 3072, |
|
.height = 2016, |
|
.window_origin_x = 0, |
|
.window_origin_y = 0, |
|
.window_width = 2592, |
|
.window_height = 1968, |
|
.pixel_clock = 80000000, |
|
.ext_clock = 9600000, |
|
.timeperframe = { |
|
.numerator = 100, |
|
.denominator = 1292 |
|
}, |
|
.max_exp = 2012, |
|
/* .max_gain = 0, */ |
|
.bus_format = MEDIA_BUS_FMT_SGRBG10_DPCM8_1X8, |
|
.sensitivity = 65536 |
|
}, |
|
.regs = { |
|
{ ET8EK8_REG_8BIT, 0x1239, 0x57 }, |
|
{ ET8EK8_REG_8BIT, 0x1238, 0x82 }, |
|
{ ET8EK8_REG_8BIT, 0x123B, 0x70 }, |
|
{ ET8EK8_REG_8BIT, 0x123A, 0x06 }, |
|
{ ET8EK8_REG_8BIT, 0x121B, 0x64 }, |
|
{ ET8EK8_REG_8BIT, 0x121D, 0x64 }, |
|
{ ET8EK8_REG_8BIT, 0x1221, 0x00 }, |
|
{ ET8EK8_REG_8BIT, 0x1220, 0x80 }, /* <-changed to v14 7E->80 */ |
|
{ ET8EK8_REG_8BIT, 0x1223, 0x00 }, |
|
{ ET8EK8_REG_8BIT, 0x1222, 0x54 }, |
|
{ ET8EK8_REG_8BIT, 0x125D, 0x83 }, /* CCP_LVDS_MODE/ */ |
|
{ ET8EK8_REG_TERM, 0, 0} |
|
} |
|
}; |
|
|
|
/* Mode3_4VGA_1296x984_29.99fps_DPCM10-8 */ |
|
static struct et8ek8_reglist mode3_4vga_1296x984_29_99fps_dpcm10_8 = { |
|
/* (without the +1) |
|
* SPCK = 96.5333333333333 MHz |
|
* CCP2 = 579.2 MHz |
|
* VCO = 579.2 MHz |
|
* VCOUNT = 84 (2016) |
|
* HCOUNT = 133 (3192) |
|
* CKREF_DIV = 2 |
|
* CKVAR_DIV = 181 |
|
* VCO_DIV = 0 |
|
* SPCK_DIV = 5 |
|
* MRCK_DIV = 7 |
|
* LVDSCK_DIV = 0 |
|
*/ |
|
.type = ET8EK8_REGLIST_MODE, |
|
.mode = { |
|
.sensor_width = 2592, |
|
.sensor_height = 1968, |
|
.sensor_window_origin_x = 0, |
|
.sensor_window_origin_y = 0, |
|
.sensor_window_width = 2592, |
|
.sensor_window_height = 1968, |
|
.width = 3192, |
|
.height = 1008, |
|
.window_origin_x = 0, |
|
.window_origin_y = 0, |
|
.window_width = 1296, |
|
.window_height = 984, |
|
.pixel_clock = 96533333, |
|
.ext_clock = 9600000, |
|
.timeperframe = { |
|
.numerator = 100, |
|
.denominator = 3000 |
|
}, |
|
.max_exp = 1004, |
|
/* .max_gain = 0, */ |
|
.bus_format = MEDIA_BUS_FMT_SGRBG10_DPCM8_1X8, |
|
.sensitivity = 65536 |
|
}, |
|
.regs = { |
|
{ ET8EK8_REG_8BIT, 0x1239, 0x5A }, |
|
{ ET8EK8_REG_8BIT, 0x1238, 0x82 }, |
|
{ ET8EK8_REG_8BIT, 0x123B, 0x70 }, |
|
{ ET8EK8_REG_8BIT, 0x123A, 0x05 }, |
|
{ ET8EK8_REG_8BIT, 0x121B, 0x63 }, |
|
{ ET8EK8_REG_8BIT, 0x1220, 0x85 }, |
|
{ ET8EK8_REG_8BIT, 0x1221, 0x00 }, |
|
{ ET8EK8_REG_8BIT, 0x1222, 0x54 }, |
|
{ ET8EK8_REG_8BIT, 0x1223, 0x00 }, |
|
{ ET8EK8_REG_8BIT, 0x121D, 0x63 }, |
|
{ ET8EK8_REG_8BIT, 0x125D, 0x83 }, /* CCP_LVDS_MODE/ */ |
|
{ ET8EK8_REG_TERM, 0, 0} |
|
} |
|
}; |
|
|
|
/* Mode4_SVGA_864x656_29.88fps */ |
|
static struct et8ek8_reglist mode4_svga_864x656_29_88fps = { |
|
/* (without the +1) |
|
* SPCK = 80 MHz |
|
* CCP2 = 320 MHz |
|
* VCO = 640 MHz |
|
* VCOUNT = 84 (2016) |
|
* HCOUNT = 166 (3984) |
|
* CKREF_DIV = 2 |
|
* CKVAR_DIV = 200 |
|
* VCO_DIV = 0 |
|
* SPCK_DIV = 7 |
|
* MRCK_DIV = 7 |
|
* LVDSCK_DIV = 1 |
|
*/ |
|
.type = ET8EK8_REGLIST_MODE, |
|
.mode = { |
|
.sensor_width = 2592, |
|
.sensor_height = 1968, |
|
.sensor_window_origin_x = 0, |
|
.sensor_window_origin_y = 0, |
|
.sensor_window_width = 2592, |
|
.sensor_window_height = 1968, |
|
.width = 3984, |
|
.height = 672, |
|
.window_origin_x = 0, |
|
.window_origin_y = 0, |
|
.window_width = 864, |
|
.window_height = 656, |
|
.pixel_clock = 80000000, |
|
.ext_clock = 9600000, |
|
.timeperframe = { |
|
.numerator = 100, |
|
.denominator = 2988 |
|
}, |
|
.max_exp = 668, |
|
/* .max_gain = 0, */ |
|
.bus_format = MEDIA_BUS_FMT_SGRBG10_1X10, |
|
.sensitivity = 65536 |
|
}, |
|
.regs = { |
|
{ ET8EK8_REG_8BIT, 0x1239, 0x64 }, |
|
{ ET8EK8_REG_8BIT, 0x1238, 0x02 }, |
|
{ ET8EK8_REG_8BIT, 0x123B, 0x71 }, |
|
{ ET8EK8_REG_8BIT, 0x123A, 0x07 }, |
|
{ ET8EK8_REG_8BIT, 0x121B, 0x62 }, |
|
{ ET8EK8_REG_8BIT, 0x121D, 0x62 }, |
|
{ ET8EK8_REG_8BIT, 0x1221, 0x00 }, |
|
{ ET8EK8_REG_8BIT, 0x1220, 0xA6 }, |
|
{ ET8EK8_REG_8BIT, 0x1223, 0x00 }, |
|
{ ET8EK8_REG_8BIT, 0x1222, 0x54 }, |
|
{ ET8EK8_REG_8BIT, 0x125D, 0x88 }, /* CCP_LVDS_MODE/ */ |
|
{ ET8EK8_REG_TERM, 0, 0} |
|
} |
|
}; |
|
|
|
/* Mode5_VGA_648x492_29.93fps */ |
|
static struct et8ek8_reglist mode5_vga_648x492_29_93fps = { |
|
/* (without the +1) |
|
* SPCK = 80 MHz |
|
* CCP2 = 320 MHz |
|
* VCO = 640 MHz |
|
* VCOUNT = 84 (2016) |
|
* HCOUNT = 221 (5304) |
|
* CKREF_DIV = 2 |
|
* CKVAR_DIV = 200 |
|
* VCO_DIV = 0 |
|
* SPCK_DIV = 7 |
|
* MRCK_DIV = 7 |
|
* LVDSCK_DIV = 1 |
|
*/ |
|
.type = ET8EK8_REGLIST_MODE, |
|
.mode = { |
|
.sensor_width = 2592, |
|
.sensor_height = 1968, |
|
.sensor_window_origin_x = 0, |
|
.sensor_window_origin_y = 0, |
|
.sensor_window_width = 2592, |
|
.sensor_window_height = 1968, |
|
.width = 5304, |
|
.height = 504, |
|
.window_origin_x = 0, |
|
.window_origin_y = 0, |
|
.window_width = 648, |
|
.window_height = 492, |
|
.pixel_clock = 80000000, |
|
.ext_clock = 9600000, |
|
.timeperframe = { |
|
.numerator = 100, |
|
.denominator = 2993 |
|
}, |
|
.max_exp = 500, |
|
/* .max_gain = 0, */ |
|
.bus_format = MEDIA_BUS_FMT_SGRBG10_1X10, |
|
.sensitivity = 65536 |
|
}, |
|
.regs = { |
|
{ ET8EK8_REG_8BIT, 0x1239, 0x64 }, |
|
{ ET8EK8_REG_8BIT, 0x1238, 0x02 }, |
|
{ ET8EK8_REG_8BIT, 0x123B, 0x71 }, |
|
{ ET8EK8_REG_8BIT, 0x123A, 0x07 }, |
|
{ ET8EK8_REG_8BIT, 0x121B, 0x61 }, |
|
{ ET8EK8_REG_8BIT, 0x121D, 0x61 }, |
|
{ ET8EK8_REG_8BIT, 0x1221, 0x00 }, |
|
{ ET8EK8_REG_8BIT, 0x1220, 0xDD }, |
|
{ ET8EK8_REG_8BIT, 0x1223, 0x00 }, |
|
{ ET8EK8_REG_8BIT, 0x1222, 0x54 }, |
|
{ ET8EK8_REG_8BIT, 0x125D, 0x88 }, /* CCP_LVDS_MODE/ */ |
|
{ ET8EK8_REG_TERM, 0, 0} |
|
} |
|
}; |
|
|
|
/* Mode2_16VGA_2592x1968_3.99fps */ |
|
static struct et8ek8_reglist mode2_16vga_2592x1968_3_99fps = { |
|
/* (without the +1) |
|
* SPCK = 80 MHz |
|
* CCP2 = 640 MHz |
|
* VCO = 640 MHz |
|
* VCOUNT = 254 (6096) |
|
* HCOUNT = 137 (3288) |
|
* CKREF_DIV = 2 |
|
* CKVAR_DIV = 200 |
|
* VCO_DIV = 0 |
|
* SPCK_DIV = 7 |
|
* MRCK_DIV = 7 |
|
* LVDSCK_DIV = 0 |
|
*/ |
|
.type = ET8EK8_REGLIST_MODE, |
|
.mode = { |
|
.sensor_width = 2592, |
|
.sensor_height = 1968, |
|
.sensor_window_origin_x = 0, |
|
.sensor_window_origin_y = 0, |
|
.sensor_window_width = 2592, |
|
.sensor_window_height = 1968, |
|
.width = 3288, |
|
.height = 6096, |
|
.window_origin_x = 0, |
|
.window_origin_y = 0, |
|
.window_width = 2592, |
|
.window_height = 1968, |
|
.pixel_clock = 80000000, |
|
.ext_clock = 9600000, |
|
.timeperframe = { |
|
.numerator = 100, |
|
.denominator = 399 |
|
}, |
|
.max_exp = 6092, |
|
/* .max_gain = 0, */ |
|
.bus_format = MEDIA_BUS_FMT_SGRBG10_1X10, |
|
.sensitivity = 65536 |
|
}, |
|
.regs = { |
|
{ ET8EK8_REG_8BIT, 0x1239, 0x64 }, |
|
{ ET8EK8_REG_8BIT, 0x1238, 0x02 }, |
|
{ ET8EK8_REG_8BIT, 0x123B, 0x70 }, |
|
{ ET8EK8_REG_8BIT, 0x123A, 0x07 }, |
|
{ ET8EK8_REG_8BIT, 0x121B, 0x64 }, |
|
{ ET8EK8_REG_8BIT, 0x121D, 0x64 }, |
|
{ ET8EK8_REG_8BIT, 0x1221, 0x00 }, |
|
{ ET8EK8_REG_8BIT, 0x1220, 0x89 }, |
|
{ ET8EK8_REG_8BIT, 0x1223, 0x00 }, |
|
{ ET8EK8_REG_8BIT, 0x1222, 0xFE }, |
|
{ ET8EK8_REG_TERM, 0, 0} |
|
} |
|
}; |
|
|
|
/* Mode_648x492_5fps */ |
|
static struct et8ek8_reglist mode_648x492_5fps = { |
|
/* (without the +1) |
|
* SPCK = 13.3333333333333 MHz |
|
* CCP2 = 53.3333333333333 MHz |
|
* VCO = 640 MHz |
|
* VCOUNT = 84 (2016) |
|
* HCOUNT = 221 (5304) |
|
* CKREF_DIV = 2 |
|
* CKVAR_DIV = 200 |
|
* VCO_DIV = 5 |
|
* SPCK_DIV = 7 |
|
* MRCK_DIV = 7 |
|
* LVDSCK_DIV = 1 |
|
*/ |
|
.type = ET8EK8_REGLIST_MODE, |
|
.mode = { |
|
.sensor_width = 2592, |
|
.sensor_height = 1968, |
|
.sensor_window_origin_x = 0, |
|
.sensor_window_origin_y = 0, |
|
.sensor_window_width = 2592, |
|
.sensor_window_height = 1968, |
|
.width = 5304, |
|
.height = 504, |
|
.window_origin_x = 0, |
|
.window_origin_y = 0, |
|
.window_width = 648, |
|
.window_height = 492, |
|
.pixel_clock = 13333333, |
|
.ext_clock = 9600000, |
|
.timeperframe = { |
|
.numerator = 100, |
|
.denominator = 499 |
|
}, |
|
.max_exp = 500, |
|
/* .max_gain = 0, */ |
|
.bus_format = MEDIA_BUS_FMT_SGRBG10_1X10, |
|
.sensitivity = 65536 |
|
}, |
|
.regs = { |
|
{ ET8EK8_REG_8BIT, 0x1239, 0x64 }, |
|
{ ET8EK8_REG_8BIT, 0x1238, 0x02 }, |
|
{ ET8EK8_REG_8BIT, 0x123B, 0x71 }, |
|
{ ET8EK8_REG_8BIT, 0x123A, 0x57 }, |
|
{ ET8EK8_REG_8BIT, 0x121B, 0x61 }, |
|
{ ET8EK8_REG_8BIT, 0x121D, 0x61 }, |
|
{ ET8EK8_REG_8BIT, 0x1221, 0x00 }, |
|
{ ET8EK8_REG_8BIT, 0x1220, 0xDD }, |
|
{ ET8EK8_REG_8BIT, 0x1223, 0x00 }, |
|
{ ET8EK8_REG_8BIT, 0x1222, 0x54 }, |
|
{ ET8EK8_REG_8BIT, 0x125D, 0x88 }, /* CCP_LVDS_MODE/ */ |
|
{ ET8EK8_REG_TERM, 0, 0} |
|
} |
|
}; |
|
|
|
/* Mode3_4VGA_1296x984_5fps */ |
|
static struct et8ek8_reglist mode3_4vga_1296x984_5fps = { |
|
/* (without the +1) |
|
* SPCK = 49.4 MHz |
|
* CCP2 = 395.2 MHz |
|
* VCO = 790.4 MHz |
|
* VCOUNT = 250 (6000) |
|
* HCOUNT = 137 (3288) |
|
* CKREF_DIV = 2 |
|
* CKVAR_DIV = 247 |
|
* VCO_DIV = 1 |
|
* SPCK_DIV = 7 |
|
* MRCK_DIV = 7 |
|
* LVDSCK_DIV = 0 |
|
*/ |
|
.type = ET8EK8_REGLIST_MODE, |
|
.mode = { |
|
.sensor_width = 2592, |
|
.sensor_height = 1968, |
|
.sensor_window_origin_x = 0, |
|
.sensor_window_origin_y = 0, |
|
.sensor_window_width = 2592, |
|
.sensor_window_height = 1968, |
|
.width = 3288, |
|
.height = 3000, |
|
.window_origin_x = 0, |
|
.window_origin_y = 0, |
|
.window_width = 1296, |
|
.window_height = 984, |
|
.pixel_clock = 49400000, |
|
.ext_clock = 9600000, |
|
.timeperframe = { |
|
.numerator = 100, |
|
.denominator = 501 |
|
}, |
|
.max_exp = 2996, |
|
/* .max_gain = 0, */ |
|
.bus_format = MEDIA_BUS_FMT_SGRBG10_1X10, |
|
.sensitivity = 65536 |
|
}, |
|
.regs = { |
|
{ ET8EK8_REG_8BIT, 0x1239, 0x7B }, |
|
{ ET8EK8_REG_8BIT, 0x1238, 0x82 }, |
|
{ ET8EK8_REG_8BIT, 0x123B, 0x70 }, |
|
{ ET8EK8_REG_8BIT, 0x123A, 0x17 }, |
|
{ ET8EK8_REG_8BIT, 0x121B, 0x63 }, |
|
{ ET8EK8_REG_8BIT, 0x121D, 0x63 }, |
|
{ ET8EK8_REG_8BIT, 0x1221, 0x00 }, |
|
{ ET8EK8_REG_8BIT, 0x1220, 0x89 }, |
|
{ ET8EK8_REG_8BIT, 0x1223, 0x00 }, |
|
{ ET8EK8_REG_8BIT, 0x1222, 0xFA }, |
|
{ ET8EK8_REG_8BIT, 0x125D, 0x88 }, /* CCP_LVDS_MODE/ */ |
|
{ ET8EK8_REG_TERM, 0, 0} |
|
} |
|
}; |
|
|
|
/* Mode_4VGA_1296x984_25fps_DPCM10-8 */ |
|
static struct et8ek8_reglist mode_4vga_1296x984_25fps_dpcm10_8 = { |
|
/* (without the +1) |
|
* SPCK = 84.2666666666667 MHz |
|
* CCP2 = 505.6 MHz |
|
* VCO = 505.6 MHz |
|
* VCOUNT = 88 (2112) |
|
* HCOUNT = 133 (3192) |
|
* CKREF_DIV = 2 |
|
* CKVAR_DIV = 158 |
|
* VCO_DIV = 0 |
|
* SPCK_DIV = 5 |
|
* MRCK_DIV = 7 |
|
* LVDSCK_DIV = 0 |
|
*/ |
|
.type = ET8EK8_REGLIST_MODE, |
|
.mode = { |
|
.sensor_width = 2592, |
|
.sensor_height = 1968, |
|
.sensor_window_origin_x = 0, |
|
.sensor_window_origin_y = 0, |
|
.sensor_window_width = 2592, |
|
.sensor_window_height = 1968, |
|
.width = 3192, |
|
.height = 1056, |
|
.window_origin_x = 0, |
|
.window_origin_y = 0, |
|
.window_width = 1296, |
|
.window_height = 984, |
|
.pixel_clock = 84266667, |
|
.ext_clock = 9600000, |
|
.timeperframe = { |
|
.numerator = 100, |
|
.denominator = 2500 |
|
}, |
|
.max_exp = 1052, |
|
/* .max_gain = 0, */ |
|
.bus_format = MEDIA_BUS_FMT_SGRBG10_DPCM8_1X8, |
|
.sensitivity = 65536 |
|
}, |
|
.regs = { |
|
{ ET8EK8_REG_8BIT, 0x1239, 0x4F }, |
|
{ ET8EK8_REG_8BIT, 0x1238, 0x02 }, |
|
{ ET8EK8_REG_8BIT, 0x123B, 0x70 }, |
|
{ ET8EK8_REG_8BIT, 0x123A, 0x05 }, |
|
{ ET8EK8_REG_8BIT, 0x121B, 0x63 }, |
|
{ ET8EK8_REG_8BIT, 0x1220, 0x85 }, |
|
{ ET8EK8_REG_8BIT, 0x1221, 0x00 }, |
|
{ ET8EK8_REG_8BIT, 0x1222, 0x58 }, |
|
{ ET8EK8_REG_8BIT, 0x1223, 0x00 }, |
|
{ ET8EK8_REG_8BIT, 0x121D, 0x63 }, |
|
{ ET8EK8_REG_8BIT, 0x125D, 0x83 }, |
|
{ ET8EK8_REG_TERM, 0, 0} |
|
} |
|
}; |
|
|
|
struct et8ek8_meta_reglist meta_reglist = { |
|
.version = "V14 03-June-2008", |
|
.reglist = { |
|
{ .ptr = &mode1_poweron_mode2_16vga_2592x1968_12_07fps }, |
|
{ .ptr = &mode1_16vga_2592x1968_13_12fps_dpcm10_8 }, |
|
{ .ptr = &mode3_4vga_1296x984_29_99fps_dpcm10_8 }, |
|
{ .ptr = &mode4_svga_864x656_29_88fps }, |
|
{ .ptr = &mode5_vga_648x492_29_93fps }, |
|
{ .ptr = &mode2_16vga_2592x1968_3_99fps }, |
|
{ .ptr = &mode_648x492_5fps }, |
|
{ .ptr = &mode3_4vga_1296x984_5fps }, |
|
{ .ptr = &mode_4vga_1296x984_25fps_dpcm10_8 }, |
|
{ .ptr = NULL } |
|
} |
|
};
|
|
|