2021-05-27 00:09:36 +05:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0 */
|
|
|
|
|
/*
|
|
|
|
|
* Copyright (C) 2006 Atmark Techno, Inc.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifndef _ASM_MICROBLAZE_DMA_H
|
|
|
|
|
#define _ASM_MICROBLAZE_DMA_H
|
|
|
|
|
|
2021-09-23 21:59:15 +05:00
|
|
|
#ifndef CONFIG_MMU
|
|
|
|
|
/* we don't have dma address limit. define it as zero to be
|
|
|
|
|
* unlimited. */
|
|
|
|
|
#define MAX_DMA_ADDRESS (0)
|
|
|
|
|
#else
|
2021-05-27 00:09:36 +05:00
|
|
|
/* Virtual address corresponding to last available physical memory address. */
|
|
|
|
|
#define MAX_DMA_ADDRESS (CONFIG_KERNEL_START + memory_size - 1)
|
2021-09-23 21:59:15 +05:00
|
|
|
#endif
|
2021-05-27 00:09:36 +05:00
|
|
|
|
|
|
|
|
#ifdef CONFIG_PCI
|
|
|
|
|
extern int isa_dma_bridge_buggy;
|
|
|
|
|
#else
|
|
|
|
|
#define isa_dma_bridge_buggy (0)
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#endif /* _ASM_MICROBLAZE_DMA_H */
|
