mirror of https://github.com/Qortal/Brooklyn
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
78 lines
2.0 KiB
78 lines
2.0 KiB
/* SPDX-License-Identifier: GPL-2.0-only */ |
|
/* |
|
* tegra210_sfc.h - Definitions for Tegra210 SFC driver |
|
* |
|
* Copyright (c) 2021 NVIDIA CORPORATION. All rights reserved. |
|
* |
|
*/ |
|
|
|
#ifndef __TEGRA210_SFC_H__ |
|
#define __TEGRA210_SFC_H__ |
|
|
|
/* |
|
* SFC_RX registers are with respect to XBAR. |
|
* The data comes from XBAR to SFC. |
|
*/ |
|
#define TEGRA210_SFC_RX_STATUS 0x0c |
|
#define TEGRA210_SFC_RX_INT_STATUS 0x10 |
|
#define TEGRA210_SFC_RX_INT_MASK 0x14 |
|
#define TEGRA210_SFC_RX_INT_SET 0x18 |
|
#define TEGRA210_SFC_RX_INT_CLEAR 0x1c |
|
#define TEGRA210_SFC_RX_CIF_CTRL 0x20 |
|
#define TEGRA210_SFC_RX_FREQ 0x24 |
|
|
|
/* |
|
* SFC_TX registers are with respect to XBAR. |
|
* The data goes out of SFC. |
|
*/ |
|
#define TEGRA210_SFC_TX_STATUS 0x4c |
|
#define TEGRA210_SFC_TX_INT_STATUS 0x50 |
|
#define TEGRA210_SFC_TX_INT_MASK 0x54 |
|
#define TEGRA210_SFC_TX_INT_SET 0x58 |
|
#define TEGRA210_SFC_TX_INT_CLEAR 0x5c |
|
#define TEGRA210_SFC_TX_CIF_CTRL 0x60 |
|
#define TEGRA210_SFC_TX_FREQ 0x64 |
|
|
|
/* Register offsets from TEGRA210_SFC*_BASE */ |
|
#define TEGRA210_SFC_ENABLE 0x80 |
|
#define TEGRA210_SFC_SOFT_RESET 0x84 |
|
#define TEGRA210_SFC_CG 0x88 |
|
#define TEGRA210_SFC_STATUS 0x8c |
|
#define TEGRA210_SFC_INT_STATUS 0x90 |
|
#define TEGRA210_SFC_COEF_RAM 0xbc |
|
#define TEGRA210_SFC_CFG_RAM_CTRL 0xc0 |
|
#define TEGRA210_SFC_CFG_RAM_DATA 0xc4 |
|
|
|
/* Fields in TEGRA210_SFC_ENABLE */ |
|
#define TEGRA210_SFC_EN_SHIFT 0 |
|
#define TEGRA210_SFC_EN (1 << TEGRA210_SFC_EN_SHIFT) |
|
|
|
#define TEGRA210_SFC_NUM_RATES 12 |
|
|
|
/* Fields in TEGRA210_SFC_COEF_RAM */ |
|
#define TEGRA210_SFC_COEF_RAM_EN BIT(0) |
|
|
|
#define TEGRA210_SFC_SOFT_RESET_EN BIT(0) |
|
|
|
/* Coefficients */ |
|
#define TEGRA210_SFC_COEF_RAM_DEPTH 64 |
|
#define TEGRA210_SFC_RAM_CTRL_RW_WRITE (1 << 14) |
|
#define TEGRA210_SFC_RAM_CTRL_ADDR_INIT_EN (1 << 13) |
|
#define TEGRA210_SFC_RAM_CTRL_SEQ_ACCESS_EN (1 << 12) |
|
|
|
|
|
enum tegra210_sfc_path { |
|
SFC_RX_PATH, |
|
SFC_TX_PATH, |
|
SFC_PATHS, |
|
}; |
|
|
|
struct tegra210_sfc { |
|
unsigned int mono_to_stereo[SFC_PATHS]; |
|
unsigned int stereo_to_mono[SFC_PATHS]; |
|
unsigned int srate_out; |
|
unsigned int srate_in; |
|
struct regmap *regmap; |
|
}; |
|
|
|
#endif
|
|
|