mirror of
https://github.com/Qortal/Brooklyn.git
synced 2025-02-13 02:35:54 +00:00
a94b3d14aa
Changes included (and more): 1. Dynamic RAM merge 2. Real-time page scan and allocation 3. Cache compression 4. Real-time IRQ checks 5. Dynamic I/O allocation for Java heap 6. Java page migration 7. Contiguous memory allocation 8. Idle pages tracking 9. Per CPU RAM usage tracking 10. ARM NEON scalar multiplication library 11. NEON/ARMv8 crypto extensions 12. NEON SHA, Blake, RIPEMD crypto extensions 13. Parallel NEON crypto engine for multi-algo based CPU stress reduction
64 lines
1.1 KiB
YAML
64 lines
1.1 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/timer/ingenic,sysost.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Bindings for SYSOST in Ingenic XBurst family SoCs
|
|
|
|
maintainers:
|
|
- 周琰杰 (Zhou Yanjie) <zhouyanjie@wanyeetech.com>
|
|
|
|
description:
|
|
The SYSOST in an Ingenic SoC provides one 64bit timer for clocksource
|
|
and one or more 32bit timers for clockevent.
|
|
|
|
properties:
|
|
"#clock-cells":
|
|
const: 1
|
|
|
|
compatible:
|
|
enum:
|
|
- ingenic,x1000-ost
|
|
- ingenic,x2000-ost
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
clocks:
|
|
maxItems: 1
|
|
|
|
clock-names:
|
|
const: ost
|
|
|
|
interrupts:
|
|
maxItems: 1
|
|
|
|
required:
|
|
- "#clock-cells"
|
|
- compatible
|
|
- reg
|
|
- clocks
|
|
- clock-names
|
|
- interrupts
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/clock/ingenic,x1000-cgu.h>
|
|
|
|
ost: timer@12000000 {
|
|
compatible = "ingenic,x1000-ost";
|
|
reg = <0x12000000 0x3c>;
|
|
|
|
#clock-cells = <1>;
|
|
|
|
clocks = <&cgu X1000_CLK_OST>;
|
|
clock-names = "ost";
|
|
|
|
interrupt-parent = <&cpuintc>;
|
|
interrupts = <3>;
|
|
};
|
|
...
|