mirror of https://github.com/Qortal/Brooklyn
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
83 lines
2.0 KiB
83 lines
2.0 KiB
/* SPDX-License-Identifier: GPL-2.0-only */ |
|
/* |
|
* wm8974.h -- WM8974 Soc Audio driver |
|
*/ |
|
|
|
#ifndef _WM8974_H |
|
#define _WM8974_H |
|
|
|
/* WM8974 register space */ |
|
|
|
#define WM8974_RESET 0x0 |
|
#define WM8974_POWER1 0x1 |
|
#define WM8974_POWER2 0x2 |
|
#define WM8974_POWER3 0x3 |
|
#define WM8974_IFACE 0x4 |
|
#define WM8974_COMP 0x5 |
|
#define WM8974_CLOCK 0x6 |
|
#define WM8974_ADD 0x7 |
|
#define WM8974_GPIO 0x8 |
|
#define WM8974_DAC 0xa |
|
#define WM8974_DACVOL 0xb |
|
#define WM8974_ADC 0xe |
|
#define WM8974_ADCVOL 0xf |
|
#define WM8974_EQ1 0x12 |
|
#define WM8974_EQ2 0x13 |
|
#define WM8974_EQ3 0x14 |
|
#define WM8974_EQ4 0x15 |
|
#define WM8974_EQ5 0x16 |
|
#define WM8974_DACLIM1 0x18 |
|
#define WM8974_DACLIM2 0x19 |
|
#define WM8974_NOTCH1 0x1b |
|
#define WM8974_NOTCH2 0x1c |
|
#define WM8974_NOTCH3 0x1d |
|
#define WM8974_NOTCH4 0x1e |
|
#define WM8974_ALC1 0x20 |
|
#define WM8974_ALC2 0x21 |
|
#define WM8974_ALC3 0x22 |
|
#define WM8974_NGATE 0x23 |
|
#define WM8974_PLLN 0x24 |
|
#define WM8974_PLLK1 0x25 |
|
#define WM8974_PLLK2 0x26 |
|
#define WM8974_PLLK3 0x27 |
|
#define WM8974_ATTEN 0x28 |
|
#define WM8974_INPUT 0x2c |
|
#define WM8974_INPPGA 0x2d |
|
#define WM8974_ADCBOOST 0x2f |
|
#define WM8974_OUTPUT 0x31 |
|
#define WM8974_SPKMIX 0x32 |
|
#define WM8974_SPKVOL 0x36 |
|
#define WM8974_MONOMIX 0x38 |
|
|
|
#define WM8974_CACHEREGNUM 57 |
|
|
|
/* Clock divider Id's */ |
|
#define WM8974_OPCLKDIV 0 |
|
#define WM8974_MCLKDIV 1 |
|
#define WM8974_BCLKDIV 2 |
|
|
|
/* PLL Out dividers */ |
|
#define WM8974_OPCLKDIV_1 (0 << 4) |
|
#define WM8974_OPCLKDIV_2 (1 << 4) |
|
#define WM8974_OPCLKDIV_3 (2 << 4) |
|
#define WM8974_OPCLKDIV_4 (3 << 4) |
|
|
|
/* BCLK clock dividers */ |
|
#define WM8974_BCLKDIV_1 (0 << 2) |
|
#define WM8974_BCLKDIV_2 (1 << 2) |
|
#define WM8974_BCLKDIV_4 (2 << 2) |
|
#define WM8974_BCLKDIV_8 (3 << 2) |
|
#define WM8974_BCLKDIV_16 (4 << 2) |
|
#define WM8974_BCLKDIV_32 (5 << 2) |
|
|
|
/* MCLK clock dividers */ |
|
#define WM8974_MCLKDIV_1 (0 << 5) |
|
#define WM8974_MCLKDIV_1_5 (1 << 5) |
|
#define WM8974_MCLKDIV_2 (2 << 5) |
|
#define WM8974_MCLKDIV_3 (3 << 5) |
|
#define WM8974_MCLKDIV_4 (4 << 5) |
|
#define WM8974_MCLKDIV_6 (5 << 5) |
|
#define WM8974_MCLKDIV_8 (6 << 5) |
|
#define WM8974_MCLKDIV_12 (7 << 5) |
|
|
|
#endif
|
|
|