mirror of https://github.com/Qortal/Brooklyn
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
649 lines
16 KiB
649 lines
16 KiB
// SPDX-License-Identifier: GPL-2.0 |
|
/* |
|
* Renesas System Solutions Asia Pte. Ltd - Migo-R |
|
* |
|
* Copyright (C) 2008 Magnus Damm |
|
*/ |
|
#include <linux/clkdev.h> |
|
#include <linux/dma-map-ops.h> |
|
#include <linux/init.h> |
|
#include <linux/platform_device.h> |
|
#include <linux/interrupt.h> |
|
#include <linux/input.h> |
|
#include <linux/input/sh_keysc.h> |
|
#include <linux/memblock.h> |
|
#include <linux/mmc/host.h> |
|
#include <linux/mtd/physmap.h> |
|
#include <linux/mfd/tmio.h> |
|
#include <linux/mtd/platnand.h> |
|
#include <linux/i2c.h> |
|
#include <linux/regulator/fixed.h> |
|
#include <linux/regulator/machine.h> |
|
#include <linux/smc91x.h> |
|
#include <linux/delay.h> |
|
#include <linux/clk.h> |
|
#include <linux/gpio.h> |
|
#include <linux/gpio/machine.h> |
|
#include <linux/videodev2.h> |
|
#include <linux/sh_intc.h> |
|
#include <video/sh_mobile_lcdc.h> |
|
#include <media/drv-intf/renesas-ceu.h> |
|
#include <media/i2c/ov772x.h> |
|
#include <media/i2c/tw9910.h> |
|
#include <asm/clock.h> |
|
#include <asm/machvec.h> |
|
#include <asm/io.h> |
|
#include <asm/suspend.h> |
|
#include <mach/migor.h> |
|
#include <cpu/sh7722.h> |
|
|
|
/* Address IRQ Size Bus Description |
|
* 0x00000000 64MB 16 NOR Flash (SP29PL256N) |
|
* 0x0c000000 64MB 64 SDRAM (2xK4M563233G) |
|
* 0x10000000 IRQ0 16 Ethernet (SMC91C111) |
|
* 0x14000000 IRQ4 16 USB 2.0 Host Controller (M66596) |
|
* 0x18000000 8GB 8 NAND Flash (K9K8G08U0A) |
|
*/ |
|
|
|
#define CEU_BUFFER_MEMORY_SIZE (4 << 20) |
|
static phys_addr_t ceu_dma_membase; |
|
|
|
static struct smc91x_platdata smc91x_info = { |
|
.flags = SMC91X_USE_16BIT | SMC91X_NOWAIT, |
|
}; |
|
|
|
static struct resource smc91x_eth_resources[] = { |
|
[0] = { |
|
.name = "SMC91C111" , |
|
.start = 0x10000300, |
|
.end = 0x1000030f, |
|
.flags = IORESOURCE_MEM, |
|
}, |
|
[1] = { |
|
.start = evt2irq(0x600), /* IRQ0 */ |
|
.flags = IORESOURCE_IRQ | IORESOURCE_IRQ_HIGHLEVEL, |
|
}, |
|
}; |
|
|
|
static struct platform_device smc91x_eth_device = { |
|
.name = "smc91x", |
|
.num_resources = ARRAY_SIZE(smc91x_eth_resources), |
|
.resource = smc91x_eth_resources, |
|
.dev = { |
|
.platform_data = &smc91x_info, |
|
}, |
|
}; |
|
|
|
static struct sh_keysc_info sh_keysc_info = { |
|
.mode = SH_KEYSC_MODE_2, /* KEYOUT0->4, KEYIN1->5 */ |
|
.scan_timing = 3, |
|
.delay = 5, |
|
.keycodes = { |
|
0, KEY_UP, KEY_DOWN, KEY_LEFT, KEY_RIGHT, KEY_ENTER, |
|
0, KEY_F, KEY_C, KEY_D, KEY_H, KEY_1, |
|
0, KEY_2, KEY_3, KEY_4, KEY_5, KEY_6, |
|
0, KEY_7, KEY_8, KEY_9, KEY_S, KEY_0, |
|
0, KEY_P, KEY_STOP, KEY_REWIND, KEY_PLAY, KEY_FASTFORWARD, |
|
}, |
|
}; |
|
|
|
static struct resource sh_keysc_resources[] = { |
|
[0] = { |
|
.start = 0x044b0000, |
|
.end = 0x044b000f, |
|
.flags = IORESOURCE_MEM, |
|
}, |
|
[1] = { |
|
.start = evt2irq(0xbe0), |
|
.flags = IORESOURCE_IRQ, |
|
}, |
|
}; |
|
|
|
static struct platform_device sh_keysc_device = { |
|
.name = "sh_keysc", |
|
.id = 0, /* "keysc0" clock */ |
|
.num_resources = ARRAY_SIZE(sh_keysc_resources), |
|
.resource = sh_keysc_resources, |
|
.dev = { |
|
.platform_data = &sh_keysc_info, |
|
}, |
|
}; |
|
|
|
static struct mtd_partition migor_nor_flash_partitions[] = |
|
{ |
|
{ |
|
.name = "uboot", |
|
.offset = 0, |
|
.size = (1 * 1024 * 1024), |
|
.mask_flags = MTD_WRITEABLE, /* Read-only */ |
|
}, |
|
{ |
|
.name = "rootfs", |
|
.offset = MTDPART_OFS_APPEND, |
|
.size = (15 * 1024 * 1024), |
|
}, |
|
{ |
|
.name = "other", |
|
.offset = MTDPART_OFS_APPEND, |
|
.size = MTDPART_SIZ_FULL, |
|
}, |
|
}; |
|
|
|
static struct physmap_flash_data migor_nor_flash_data = { |
|
.width = 2, |
|
.parts = migor_nor_flash_partitions, |
|
.nr_parts = ARRAY_SIZE(migor_nor_flash_partitions), |
|
}; |
|
|
|
static struct resource migor_nor_flash_resources[] = { |
|
[0] = { |
|
.name = "NOR Flash", |
|
.start = 0x00000000, |
|
.end = 0x03ffffff, |
|
.flags = IORESOURCE_MEM, |
|
} |
|
}; |
|
|
|
static struct platform_device migor_nor_flash_device = { |
|
.name = "physmap-flash", |
|
.resource = migor_nor_flash_resources, |
|
.num_resources = ARRAY_SIZE(migor_nor_flash_resources), |
|
.dev = { |
|
.platform_data = &migor_nor_flash_data, |
|
}, |
|
}; |
|
|
|
static struct mtd_partition migor_nand_flash_partitions[] = { |
|
{ |
|
.name = "nanddata1", |
|
.offset = 0x0, |
|
.size = 512 * 1024 * 1024, |
|
}, |
|
{ |
|
.name = "nanddata2", |
|
.offset = MTDPART_OFS_APPEND, |
|
.size = 512 * 1024 * 1024, |
|
}, |
|
}; |
|
|
|
static void migor_nand_flash_cmd_ctl(struct nand_chip *chip, int cmd, |
|
unsigned int ctrl) |
|
{ |
|
if (cmd == NAND_CMD_NONE) |
|
return; |
|
|
|
if (ctrl & NAND_CLE) |
|
writeb(cmd, chip->legacy.IO_ADDR_W + 0x00400000); |
|
else if (ctrl & NAND_ALE) |
|
writeb(cmd, chip->legacy.IO_ADDR_W + 0x00800000); |
|
else |
|
writeb(cmd, chip->legacy.IO_ADDR_W); |
|
} |
|
|
|
static int migor_nand_flash_ready(struct nand_chip *chip) |
|
{ |
|
return gpio_get_value(GPIO_PTA1); /* NAND_RBn */ |
|
} |
|
|
|
static struct platform_nand_data migor_nand_flash_data = { |
|
.chip = { |
|
.nr_chips = 1, |
|
.partitions = migor_nand_flash_partitions, |
|
.nr_partitions = ARRAY_SIZE(migor_nand_flash_partitions), |
|
.chip_delay = 20, |
|
}, |
|
.ctrl = { |
|
.dev_ready = migor_nand_flash_ready, |
|
.cmd_ctrl = migor_nand_flash_cmd_ctl, |
|
}, |
|
}; |
|
|
|
static struct resource migor_nand_flash_resources[] = { |
|
[0] = { |
|
.name = "NAND Flash", |
|
.start = 0x18000000, |
|
.end = 0x18ffffff, |
|
.flags = IORESOURCE_MEM, |
|
}, |
|
}; |
|
|
|
static struct platform_device migor_nand_flash_device = { |
|
.name = "gen_nand", |
|
.resource = migor_nand_flash_resources, |
|
.num_resources = ARRAY_SIZE(migor_nand_flash_resources), |
|
.dev = { |
|
.platform_data = &migor_nand_flash_data, |
|
} |
|
}; |
|
|
|
static const struct fb_videomode migor_lcd_modes[] = { |
|
{ |
|
#if defined(CONFIG_SH_MIGOR_RTA_WVGA) |
|
.name = "LB070WV1", |
|
.xres = 800, |
|
.yres = 480, |
|
.left_margin = 64, |
|
.right_margin = 16, |
|
.hsync_len = 120, |
|
.sync = 0, |
|
#elif defined(CONFIG_SH_MIGOR_QVGA) |
|
.name = "PH240320T", |
|
.xres = 320, |
|
.yres = 240, |
|
.left_margin = 0, |
|
.right_margin = 16, |
|
.hsync_len = 8, |
|
.sync = FB_SYNC_HOR_HIGH_ACT, |
|
#endif |
|
.upper_margin = 1, |
|
.lower_margin = 17, |
|
.vsync_len = 2, |
|
}, |
|
}; |
|
|
|
static struct sh_mobile_lcdc_info sh_mobile_lcdc_info = { |
|
#if defined(CONFIG_SH_MIGOR_RTA_WVGA) |
|
.clock_source = LCDC_CLK_BUS, |
|
.ch[0] = { |
|
.chan = LCDC_CHAN_MAINLCD, |
|
.fourcc = V4L2_PIX_FMT_RGB565, |
|
.interface_type = RGB16, |
|
.clock_divider = 2, |
|
.lcd_modes = migor_lcd_modes, |
|
.num_modes = ARRAY_SIZE(migor_lcd_modes), |
|
.panel_cfg = { /* 7.0 inch */ |
|
.width = 152, |
|
.height = 91, |
|
}, |
|
} |
|
#elif defined(CONFIG_SH_MIGOR_QVGA) |
|
.clock_source = LCDC_CLK_PERIPHERAL, |
|
.ch[0] = { |
|
.chan = LCDC_CHAN_MAINLCD, |
|
.fourcc = V4L2_PIX_FMT_RGB565, |
|
.interface_type = SYS16A, |
|
.clock_divider = 10, |
|
.lcd_modes = migor_lcd_modes, |
|
.num_modes = ARRAY_SIZE(migor_lcd_modes), |
|
.panel_cfg = { |
|
.width = 49, /* 2.4 inch */ |
|
.height = 37, |
|
.setup_sys = migor_lcd_qvga_setup, |
|
}, |
|
.sys_bus_cfg = { |
|
.ldmt2r = 0x06000a09, |
|
.ldmt3r = 0x180e3418, |
|
/* set 1s delay to encourage fsync() */ |
|
.deferred_io_msec = 1000, |
|
}, |
|
} |
|
#endif |
|
}; |
|
|
|
static struct resource migor_lcdc_resources[] = { |
|
[0] = { |
|
.name = "LCDC", |
|
.start = 0xfe940000, /* P4-only space */ |
|
.end = 0xfe942fff, |
|
.flags = IORESOURCE_MEM, |
|
}, |
|
[1] = { |
|
.start = evt2irq(0x580), |
|
.flags = IORESOURCE_IRQ, |
|
}, |
|
}; |
|
|
|
static struct platform_device migor_lcdc_device = { |
|
.name = "sh_mobile_lcdc_fb", |
|
.num_resources = ARRAY_SIZE(migor_lcdc_resources), |
|
.resource = migor_lcdc_resources, |
|
.dev = { |
|
.platform_data = &sh_mobile_lcdc_info, |
|
}, |
|
}; |
|
|
|
static struct ceu_platform_data ceu_pdata = { |
|
.num_subdevs = 2, |
|
.subdevs = { |
|
{ /* [0] = ov772x */ |
|
.flags = 0, |
|
.bus_width = 8, |
|
.bus_shift = 0, |
|
.i2c_adapter_id = 0, |
|
.i2c_address = 0x21, |
|
}, |
|
{ /* [1] = tw9910 */ |
|
.flags = 0, |
|
.bus_width = 8, |
|
.bus_shift = 0, |
|
.i2c_adapter_id = 0, |
|
.i2c_address = 0x45, |
|
}, |
|
}, |
|
}; |
|
|
|
static struct resource migor_ceu_resources[] = { |
|
[0] = { |
|
.name = "CEU", |
|
.start = 0xfe910000, |
|
.end = 0xfe91009f, |
|
.flags = IORESOURCE_MEM, |
|
}, |
|
[1] = { |
|
.start = evt2irq(0x880), |
|
.flags = IORESOURCE_IRQ, |
|
}, |
|
}; |
|
|
|
static struct platform_device migor_ceu_device = { |
|
.name = "renesas-ceu", |
|
.id = 0, /* ceu.0 */ |
|
.num_resources = ARRAY_SIZE(migor_ceu_resources), |
|
.resource = migor_ceu_resources, |
|
.dev = { |
|
.platform_data = &ceu_pdata, |
|
}, |
|
}; |
|
|
|
/* Powerdown/reset gpios for CEU image sensors */ |
|
static struct gpiod_lookup_table ov7725_gpios = { |
|
.dev_id = "0-0021", |
|
.table = { |
|
GPIO_LOOKUP("sh7722_pfc", GPIO_PTT0, "powerdown", |
|
GPIO_ACTIVE_HIGH), |
|
GPIO_LOOKUP("sh7722_pfc", GPIO_PTT3, "reset", GPIO_ACTIVE_LOW), |
|
}, |
|
}; |
|
|
|
static struct gpiod_lookup_table tw9910_gpios = { |
|
.dev_id = "0-0045", |
|
.table = { |
|
GPIO_LOOKUP("sh7722_pfc", GPIO_PTT2, "pdn", GPIO_ACTIVE_LOW), |
|
GPIO_LOOKUP("sh7722_pfc", GPIO_PTT3, "rstb", GPIO_ACTIVE_LOW), |
|
}, |
|
}; |
|
|
|
/* Fixed 3.3V regulator to be used by SDHI0 */ |
|
static struct regulator_consumer_supply fixed3v3_power_consumers[] = |
|
{ |
|
REGULATOR_SUPPLY("vmmc", "sh_mobile_sdhi.0"), |
|
REGULATOR_SUPPLY("vqmmc", "sh_mobile_sdhi.0"), |
|
}; |
|
|
|
static struct resource sdhi_cn9_resources[] = { |
|
[0] = { |
|
.name = "SDHI", |
|
.start = 0x04ce0000, |
|
.end = 0x04ce00ff, |
|
.flags = IORESOURCE_MEM, |
|
}, |
|
[1] = { |
|
.start = evt2irq(0xe80), |
|
.flags = IORESOURCE_IRQ, |
|
}, |
|
}; |
|
|
|
static struct tmio_mmc_data sh7724_sdhi_data = { |
|
.chan_priv_tx = (void *)SHDMA_SLAVE_SDHI0_TX, |
|
.chan_priv_rx = (void *)SHDMA_SLAVE_SDHI0_RX, |
|
.capabilities = MMC_CAP_SDIO_IRQ, |
|
}; |
|
|
|
static struct platform_device sdhi_cn9_device = { |
|
.name = "sh_mobile_sdhi", |
|
.num_resources = ARRAY_SIZE(sdhi_cn9_resources), |
|
.resource = sdhi_cn9_resources, |
|
.dev = { |
|
.platform_data = &sh7724_sdhi_data, |
|
}, |
|
}; |
|
|
|
static struct ov772x_camera_info ov7725_info = { |
|
.flags = 0, |
|
}; |
|
|
|
static struct tw9910_video_info tw9910_info = { |
|
.buswidth = 8, |
|
.mpout = TW9910_MPO_FIELD, |
|
}; |
|
|
|
static struct i2c_board_info migor_i2c_devices[] = { |
|
{ |
|
I2C_BOARD_INFO("rs5c372b", 0x32), |
|
}, |
|
{ |
|
I2C_BOARD_INFO("migor_ts", 0x51), |
|
.irq = evt2irq(0x6c0), /* IRQ6 */ |
|
}, |
|
{ |
|
I2C_BOARD_INFO("wm8978", 0x1a), |
|
}, |
|
{ |
|
I2C_BOARD_INFO("ov772x", 0x21), |
|
.platform_data = &ov7725_info, |
|
}, |
|
{ |
|
I2C_BOARD_INFO("tw9910", 0x45), |
|
.platform_data = &tw9910_info, |
|
}, |
|
}; |
|
|
|
static struct platform_device *migor_devices[] __initdata = { |
|
&smc91x_eth_device, |
|
&sh_keysc_device, |
|
&migor_lcdc_device, |
|
&migor_nor_flash_device, |
|
&migor_nand_flash_device, |
|
&sdhi_cn9_device, |
|
}; |
|
|
|
extern char migor_sdram_enter_start; |
|
extern char migor_sdram_enter_end; |
|
extern char migor_sdram_leave_start; |
|
extern char migor_sdram_leave_end; |
|
|
|
static int __init migor_devices_setup(void) |
|
{ |
|
struct clk *video_clk; |
|
|
|
/* register board specific self-refresh code */ |
|
sh_mobile_register_self_refresh(SUSP_SH_STANDBY | SUSP_SH_SF, |
|
&migor_sdram_enter_start, |
|
&migor_sdram_enter_end, |
|
&migor_sdram_leave_start, |
|
&migor_sdram_leave_end); |
|
|
|
regulator_register_always_on(0, "fixed-3.3V", fixed3v3_power_consumers, |
|
ARRAY_SIZE(fixed3v3_power_consumers), 3300000); |
|
|
|
/* Let D11 LED show STATUS0 */ |
|
gpio_request(GPIO_FN_STATUS0, NULL); |
|
|
|
/* Lit D12 LED show PDSTATUS */ |
|
gpio_request(GPIO_FN_PDSTATUS, NULL); |
|
|
|
/* SMC91C111 - Enable IRQ0, Setup CS4 for 16-bit fast access */ |
|
gpio_request(GPIO_FN_IRQ0, NULL); |
|
__raw_writel(0x00003400, BSC_CS4BCR); |
|
__raw_writel(0x00110080, BSC_CS4WCR); |
|
|
|
/* KEYSC */ |
|
gpio_request(GPIO_FN_KEYOUT0, NULL); |
|
gpio_request(GPIO_FN_KEYOUT1, NULL); |
|
gpio_request(GPIO_FN_KEYOUT2, NULL); |
|
gpio_request(GPIO_FN_KEYOUT3, NULL); |
|
gpio_request(GPIO_FN_KEYOUT4_IN6, NULL); |
|
gpio_request(GPIO_FN_KEYIN1, NULL); |
|
gpio_request(GPIO_FN_KEYIN2, NULL); |
|
gpio_request(GPIO_FN_KEYIN3, NULL); |
|
gpio_request(GPIO_FN_KEYIN4, NULL); |
|
gpio_request(GPIO_FN_KEYOUT5_IN5, NULL); |
|
|
|
/* NAND Flash */ |
|
gpio_request(GPIO_FN_CS6A_CE2B, NULL); |
|
__raw_writel((__raw_readl(BSC_CS6ABCR) & ~0x0600) | 0x0200, BSC_CS6ABCR); |
|
gpio_request(GPIO_PTA1, NULL); |
|
gpio_direction_input(GPIO_PTA1); |
|
|
|
/* SDHI */ |
|
gpio_request(GPIO_FN_SDHICD, NULL); |
|
gpio_request(GPIO_FN_SDHIWP, NULL); |
|
gpio_request(GPIO_FN_SDHID3, NULL); |
|
gpio_request(GPIO_FN_SDHID2, NULL); |
|
gpio_request(GPIO_FN_SDHID1, NULL); |
|
gpio_request(GPIO_FN_SDHID0, NULL); |
|
gpio_request(GPIO_FN_SDHICMD, NULL); |
|
gpio_request(GPIO_FN_SDHICLK, NULL); |
|
|
|
/* Touch Panel */ |
|
gpio_request(GPIO_FN_IRQ6, NULL); |
|
|
|
/* LCD Panel */ |
|
#ifdef CONFIG_SH_MIGOR_QVGA /* LCDC - QVGA - Enable SYS Interface signals */ |
|
gpio_request(GPIO_FN_LCDD17, NULL); |
|
gpio_request(GPIO_FN_LCDD16, NULL); |
|
gpio_request(GPIO_FN_LCDD15, NULL); |
|
gpio_request(GPIO_FN_LCDD14, NULL); |
|
gpio_request(GPIO_FN_LCDD13, NULL); |
|
gpio_request(GPIO_FN_LCDD12, NULL); |
|
gpio_request(GPIO_FN_LCDD11, NULL); |
|
gpio_request(GPIO_FN_LCDD10, NULL); |
|
gpio_request(GPIO_FN_LCDD8, NULL); |
|
gpio_request(GPIO_FN_LCDD7, NULL); |
|
gpio_request(GPIO_FN_LCDD6, NULL); |
|
gpio_request(GPIO_FN_LCDD5, NULL); |
|
gpio_request(GPIO_FN_LCDD4, NULL); |
|
gpio_request(GPIO_FN_LCDD3, NULL); |
|
gpio_request(GPIO_FN_LCDD2, NULL); |
|
gpio_request(GPIO_FN_LCDD1, NULL); |
|
gpio_request(GPIO_FN_LCDRS, NULL); |
|
gpio_request(GPIO_FN_LCDCS, NULL); |
|
gpio_request(GPIO_FN_LCDRD, NULL); |
|
gpio_request(GPIO_FN_LCDWR, NULL); |
|
gpio_request(GPIO_PTH2, NULL); /* LCD_DON */ |
|
gpio_direction_output(GPIO_PTH2, 1); |
|
#endif |
|
#ifdef CONFIG_SH_MIGOR_RTA_WVGA /* LCDC - WVGA - Enable RGB Interface signals */ |
|
gpio_request(GPIO_FN_LCDD15, NULL); |
|
gpio_request(GPIO_FN_LCDD14, NULL); |
|
gpio_request(GPIO_FN_LCDD13, NULL); |
|
gpio_request(GPIO_FN_LCDD12, NULL); |
|
gpio_request(GPIO_FN_LCDD11, NULL); |
|
gpio_request(GPIO_FN_LCDD10, NULL); |
|
gpio_request(GPIO_FN_LCDD9, NULL); |
|
gpio_request(GPIO_FN_LCDD8, NULL); |
|
gpio_request(GPIO_FN_LCDD7, NULL); |
|
gpio_request(GPIO_FN_LCDD6, NULL); |
|
gpio_request(GPIO_FN_LCDD5, NULL); |
|
gpio_request(GPIO_FN_LCDD4, NULL); |
|
gpio_request(GPIO_FN_LCDD3, NULL); |
|
gpio_request(GPIO_FN_LCDD2, NULL); |
|
gpio_request(GPIO_FN_LCDD1, NULL); |
|
gpio_request(GPIO_FN_LCDD0, NULL); |
|
gpio_request(GPIO_FN_LCDLCLK, NULL); |
|
gpio_request(GPIO_FN_LCDDCK, NULL); |
|
gpio_request(GPIO_FN_LCDVEPWC, NULL); |
|
gpio_request(GPIO_FN_LCDVCPWC, NULL); |
|
gpio_request(GPIO_FN_LCDVSYN, NULL); |
|
gpio_request(GPIO_FN_LCDHSYN, NULL); |
|
gpio_request(GPIO_FN_LCDDISP, NULL); |
|
gpio_request(GPIO_FN_LCDDON, NULL); |
|
#endif |
|
|
|
/* CEU */ |
|
gpio_request(GPIO_FN_VIO_CLK2, NULL); |
|
gpio_request(GPIO_FN_VIO_VD2, NULL); |
|
gpio_request(GPIO_FN_VIO_HD2, NULL); |
|
gpio_request(GPIO_FN_VIO_FLD, NULL); |
|
gpio_request(GPIO_FN_VIO_CKO, NULL); |
|
gpio_request(GPIO_FN_VIO_D15, NULL); |
|
gpio_request(GPIO_FN_VIO_D14, NULL); |
|
gpio_request(GPIO_FN_VIO_D13, NULL); |
|
gpio_request(GPIO_FN_VIO_D12, NULL); |
|
gpio_request(GPIO_FN_VIO_D11, NULL); |
|
gpio_request(GPIO_FN_VIO_D10, NULL); |
|
gpio_request(GPIO_FN_VIO_D9, NULL); |
|
gpio_request(GPIO_FN_VIO_D8, NULL); |
|
|
|
__raw_writew(__raw_readw(PORT_MSELCRB) | 0x2000, PORT_MSELCRB); /* D15->D8 */ |
|
|
|
/* SIU: Port B */ |
|
gpio_request(GPIO_FN_SIUBOLR, NULL); |
|
gpio_request(GPIO_FN_SIUBOBT, NULL); |
|
gpio_request(GPIO_FN_SIUBISLD, NULL); |
|
gpio_request(GPIO_FN_SIUBOSLD, NULL); |
|
gpio_request(GPIO_FN_SIUMCKB, NULL); |
|
|
|
/* |
|
* The original driver sets SIUB OLR/OBT, ILR/IBT, and SIUA OLR/OBT to |
|
* output. Need only SIUB, set to output for master mode (table 34.2) |
|
*/ |
|
__raw_writew(__raw_readw(PORT_MSELCRA) | 1, PORT_MSELCRA); |
|
|
|
/* |
|
* Use 10 MHz VIO_CKO instead of 24 MHz to work around signal quality |
|
* issues on Panel Board V2.1. |
|
*/ |
|
video_clk = clk_get(NULL, "video_clk"); |
|
if (!IS_ERR(video_clk)) { |
|
clk_set_rate(video_clk, clk_round_rate(video_clk, 10000000)); |
|
clk_put(video_clk); |
|
} |
|
|
|
/* Add a clock alias for ov7725 xclk source. */ |
|
clk_add_alias(NULL, "0-0021", "video_clk", NULL); |
|
|
|
/* Register GPIOs for video sources. */ |
|
gpiod_add_lookup_table(&ov7725_gpios); |
|
gpiod_add_lookup_table(&tw9910_gpios); |
|
|
|
i2c_register_board_info(0, migor_i2c_devices, |
|
ARRAY_SIZE(migor_i2c_devices)); |
|
|
|
/* Initialize CEU platform device separately to map memory first */ |
|
device_initialize(&migor_ceu_device.dev); |
|
dma_declare_coherent_memory(&migor_ceu_device.dev, |
|
ceu_dma_membase, ceu_dma_membase, |
|
ceu_dma_membase + CEU_BUFFER_MEMORY_SIZE - 1); |
|
|
|
platform_device_add(&migor_ceu_device); |
|
|
|
return platform_add_devices(migor_devices, ARRAY_SIZE(migor_devices)); |
|
} |
|
arch_initcall(migor_devices_setup); |
|
|
|
/* Return the board specific boot mode pin configuration */ |
|
static int migor_mode_pins(void) |
|
{ |
|
/* MD0=1, MD1=1, MD2=0: Clock Mode 3 |
|
* MD3=0: 16-bit Area0 Bus Width |
|
* MD5=1: Little Endian |
|
* TSTMD=1, MD8=0: Test Mode Disabled |
|
*/ |
|
return MODE_PIN0 | MODE_PIN1 | MODE_PIN5; |
|
} |
|
|
|
/* Reserve a portion of memory for CEU buffers */ |
|
static void __init migor_mv_mem_reserve(void) |
|
{ |
|
phys_addr_t phys; |
|
phys_addr_t size = CEU_BUFFER_MEMORY_SIZE; |
|
|
|
phys = memblock_phys_alloc(size, PAGE_SIZE); |
|
if (!phys) |
|
panic("Failed to allocate CEU memory\n"); |
|
|
|
memblock_free(phys, size); |
|
memblock_remove(phys, size); |
|
|
|
ceu_dma_membase = phys; |
|
} |
|
|
|
/* |
|
* The Machine Vector |
|
*/ |
|
static struct sh_machine_vector mv_migor __initmv = { |
|
.mv_name = "Migo-R", |
|
.mv_mode_pins = migor_mode_pins, |
|
.mv_mem_reserve = migor_mv_mem_reserve, |
|
};
|
|
|