mirror of https://github.com/Qortal/Brooklyn
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
115 lines
2.5 KiB
115 lines
2.5 KiB
// SPDX-License-Identifier: GPL-2.0-or-later |
|
/* |
|
* Copyright 2010-2011, 2013 Freescale Semiconductor, Inc. |
|
* |
|
* Author: Roy Zang <[email protected]> |
|
* |
|
* Description: |
|
* P1023 RDB Board Setup |
|
*/ |
|
|
|
#include <linux/kernel.h> |
|
#include <linux/init.h> |
|
#include <linux/errno.h> |
|
#include <linux/pci.h> |
|
#include <linux/delay.h> |
|
#include <linux/module.h> |
|
#include <linux/fsl_devices.h> |
|
#include <linux/of_platform.h> |
|
#include <linux/of_device.h> |
|
|
|
#include <asm/time.h> |
|
#include <asm/machdep.h> |
|
#include <asm/pci-bridge.h> |
|
#include <mm/mmu_decl.h> |
|
#include <asm/prom.h> |
|
#include <asm/udbg.h> |
|
#include <asm/mpic.h> |
|
#include "smp.h" |
|
|
|
#include <sysdev/fsl_soc.h> |
|
#include <sysdev/fsl_pci.h> |
|
|
|
#include "mpc85xx.h" |
|
|
|
/* ************************************************************************ |
|
* |
|
* Setup the architecture |
|
* |
|
*/ |
|
static void __init mpc85xx_rdb_setup_arch(void) |
|
{ |
|
struct device_node *np; |
|
|
|
if (ppc_md.progress) |
|
ppc_md.progress("p1023_rdb_setup_arch()", 0); |
|
|
|
/* Map BCSR area */ |
|
np = of_find_node_by_name(NULL, "bcsr"); |
|
if (np != NULL) { |
|
static u8 __iomem *bcsr_regs; |
|
|
|
bcsr_regs = of_iomap(np, 0); |
|
of_node_put(np); |
|
|
|
if (!bcsr_regs) { |
|
printk(KERN_ERR |
|
"BCSR: Failed to map bcsr register space\n"); |
|
return; |
|
} else { |
|
#define BCSR15_I2C_BUS0_SEG_CLR 0x07 |
|
#define BCSR15_I2C_BUS0_SEG2 0x02 |
|
/* |
|
* Note: Accessing exclusively i2c devices. |
|
* |
|
* The i2c controller selects initially ID EEPROM in the u-boot; |
|
* but if menu configuration selects RTC support in the kernel, |
|
* the i2c controller switches to select RTC chip in the kernel. |
|
*/ |
|
#ifdef CONFIG_RTC_CLASS |
|
/* Enable RTC chip on the segment #2 of i2c */ |
|
clrbits8(&bcsr_regs[15], BCSR15_I2C_BUS0_SEG_CLR); |
|
setbits8(&bcsr_regs[15], BCSR15_I2C_BUS0_SEG2); |
|
#endif |
|
|
|
iounmap(bcsr_regs); |
|
} |
|
} |
|
|
|
mpc85xx_smp_init(); |
|
|
|
fsl_pci_assign_primary(); |
|
} |
|
|
|
machine_arch_initcall(p1023_rdb, mpc85xx_common_publish_devices); |
|
|
|
static void __init mpc85xx_rdb_pic_init(void) |
|
{ |
|
struct mpic *mpic = mpic_alloc(NULL, 0, MPIC_BIG_ENDIAN | |
|
MPIC_SINGLE_DEST_CPU, |
|
0, 256, " OpenPIC "); |
|
|
|
BUG_ON(mpic == NULL); |
|
|
|
mpic_init(mpic); |
|
} |
|
|
|
static int __init p1023_rdb_probe(void) |
|
{ |
|
return of_machine_is_compatible("fsl,P1023RDB"); |
|
|
|
} |
|
|
|
define_machine(p1023_rdb) { |
|
.name = "P1023 RDB", |
|
.probe = p1023_rdb_probe, |
|
.setup_arch = mpc85xx_rdb_setup_arch, |
|
.init_IRQ = mpc85xx_rdb_pic_init, |
|
.get_irq = mpic_get_irq, |
|
.calibrate_decr = generic_calibrate_decr, |
|
.progress = udbg_progress, |
|
#ifdef CONFIG_PCI |
|
.pcibios_fixup_bus = fsl_pcibios_fixup_bus, |
|
.pcibios_fixup_phb = fsl_pcibios_fixup_phb, |
|
#endif |
|
};
|
|
|