mirror of https://github.com/Qortal/Brooklyn
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
190 lines
4.3 KiB
190 lines
4.3 KiB
// SPDX-License-Identifier: GPL-2.0-or-later |
|
/* |
|
* Copyright 2008-2011 DENX Software Engineering GmbH |
|
* Author: Heiko Schocher <[email protected]> |
|
* |
|
* Description: |
|
* Keymile 83xx platform specific routines. |
|
*/ |
|
|
|
#include <linux/stddef.h> |
|
#include <linux/kernel.h> |
|
#include <linux/init.h> |
|
#include <linux/errno.h> |
|
#include <linux/reboot.h> |
|
#include <linux/pci.h> |
|
#include <linux/kdev_t.h> |
|
#include <linux/major.h> |
|
#include <linux/console.h> |
|
#include <linux/delay.h> |
|
#include <linux/seq_file.h> |
|
#include <linux/root_dev.h> |
|
#include <linux/initrd.h> |
|
#include <linux/of_platform.h> |
|
#include <linux/of_device.h> |
|
|
|
#include <linux/atomic.h> |
|
#include <linux/time.h> |
|
#include <linux/io.h> |
|
#include <asm/machdep.h> |
|
#include <asm/ipic.h> |
|
#include <asm/irq.h> |
|
#include <asm/prom.h> |
|
#include <asm/udbg.h> |
|
#include <sysdev/fsl_soc.h> |
|
#include <sysdev/fsl_pci.h> |
|
#include <soc/fsl/qe/qe.h> |
|
|
|
#include "mpc83xx.h" |
|
|
|
#define SVR_REV(svr) (((svr) >> 0) & 0xFFFF) /* Revision field */ |
|
|
|
static void quirk_mpc8360e_qe_enet10(void) |
|
{ |
|
/* |
|
* handle mpc8360E Erratum QE_ENET10: |
|
* RGMII AC values do not meet the specification |
|
*/ |
|
uint svid = mfspr(SPRN_SVR); |
|
struct device_node *np_par; |
|
struct resource res; |
|
void __iomem *base; |
|
int ret; |
|
|
|
np_par = of_find_node_by_name(NULL, "par_io"); |
|
if (np_par == NULL) { |
|
pr_warn("%s couldn't find par_io node\n", __func__); |
|
return; |
|
} |
|
/* Map Parallel I/O ports registers */ |
|
ret = of_address_to_resource(np_par, 0, &res); |
|
if (ret) { |
|
pr_warn("%s couldn't map par_io registers\n", __func__); |
|
goto out; |
|
} |
|
|
|
base = ioremap(res.start, resource_size(&res)); |
|
if (!base) |
|
goto out; |
|
|
|
/* |
|
* set output delay adjustments to default values according |
|
* table 5 in Errata Rev. 5, 9/2011: |
|
* |
|
* write 0b01 to UCC1 bits 18:19 |
|
* write 0b01 to UCC2 option 1 bits 4:5 |
|
* write 0b01 to UCC2 option 2 bits 16:17 |
|
*/ |
|
clrsetbits_be32((base + 0xa8), 0x0c00f000, 0x04005000); |
|
|
|
/* |
|
* set output delay adjustments to default values according |
|
* table 3-13 in Reference Manual Rev.3 05/2010: |
|
* |
|
* write 0b01 to UCC2 option 2 bits 16:17 |
|
* write 0b0101 to UCC1 bits 20:23 |
|
* write 0b0101 to UCC2 option 1 bits 24:27 |
|
*/ |
|
clrsetbits_be32((base + 0xac), 0x0000cff0, 0x00004550); |
|
|
|
if (SVR_REV(svid) == 0x0021) { |
|
/* |
|
* UCC2 option 1: write 0b1010 to bits 24:27 |
|
* at address IMMRBAR+0x14AC |
|
*/ |
|
clrsetbits_be32((base + 0xac), 0x000000f0, 0x000000a0); |
|
} else if (SVR_REV(svid) == 0x0020) { |
|
/* |
|
* UCC1: write 0b11 to bits 18:19 |
|
* at address IMMRBAR+0x14A8 |
|
*/ |
|
setbits32((base + 0xa8), 0x00003000); |
|
|
|
/* |
|
* UCC2 option 1: write 0b11 to bits 4:5 |
|
* at address IMMRBAR+0x14A8 |
|
*/ |
|
setbits32((base + 0xa8), 0x0c000000); |
|
|
|
/* |
|
* UCC2 option 2: write 0b11 to bits 16:17 |
|
* at address IMMRBAR+0x14AC |
|
*/ |
|
setbits32((base + 0xac), 0x0000c000); |
|
} |
|
iounmap(base); |
|
out: |
|
of_node_put(np_par); |
|
} |
|
|
|
/* ************************************************************************ |
|
* |
|
* Setup the architecture |
|
* |
|
*/ |
|
static void __init mpc83xx_km_setup_arch(void) |
|
{ |
|
#ifdef CONFIG_QUICC_ENGINE |
|
struct device_node *np; |
|
#endif |
|
|
|
mpc83xx_setup_arch(); |
|
|
|
#ifdef CONFIG_QUICC_ENGINE |
|
np = of_find_node_by_name(NULL, "par_io"); |
|
if (np != NULL) { |
|
par_io_init(np); |
|
of_node_put(np); |
|
|
|
for_each_node_by_name(np, "spi") |
|
par_io_of_config(np); |
|
|
|
for_each_node_by_name(np, "ucc") |
|
par_io_of_config(np); |
|
|
|
/* Only apply this quirk when par_io is available */ |
|
np = of_find_compatible_node(NULL, "network", "ucc_geth"); |
|
if (np != NULL) { |
|
quirk_mpc8360e_qe_enet10(); |
|
of_node_put(np); |
|
} |
|
} |
|
#endif /* CONFIG_QUICC_ENGINE */ |
|
} |
|
|
|
machine_device_initcall(mpc83xx_km, mpc83xx_declare_of_platform_devices); |
|
|
|
/* list of the supported boards */ |
|
static char *board[] __initdata = { |
|
"Keymile,KMETER1", |
|
"Keymile,kmpbec8321", |
|
NULL |
|
}; |
|
|
|
/* |
|
* Called very early, MMU is off, device-tree isn't unflattened |
|
*/ |
|
static int __init mpc83xx_km_probe(void) |
|
{ |
|
int i = 0; |
|
|
|
while (board[i]) { |
|
if (of_machine_is_compatible(board[i])) |
|
break; |
|
i++; |
|
} |
|
return (board[i] != NULL); |
|
} |
|
|
|
define_machine(mpc83xx_km) { |
|
.name = "mpc83xx-km-platform", |
|
.probe = mpc83xx_km_probe, |
|
.setup_arch = mpc83xx_km_setup_arch, |
|
.discover_phbs = mpc83xx_setup_pci, |
|
.init_IRQ = mpc83xx_ipic_init_IRQ, |
|
.get_irq = ipic_get_irq, |
|
.restart = mpc83xx_restart, |
|
.time_init = mpc83xx_time_init, |
|
.calibrate_decr = generic_calibrate_decr, |
|
.progress = udbg_progress, |
|
};
|
|
|