mirror of https://github.com/Qortal/Brooklyn
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
263 lines
7.0 KiB
263 lines
7.0 KiB
// SPDX-License-Identifier: GPL-2.0 |
|
/* |
|
* MFD core driver for Intel Cherrytrail Whiskey Cove PMIC |
|
* |
|
* Copyright (C) 2017 Hans de Goede <[email protected]> |
|
* |
|
* Based on various non upstream patches to support the CHT Whiskey Cove PMIC: |
|
* Copyright (C) 2013-2015 Intel Corporation. All rights reserved. |
|
*/ |
|
|
|
#include <linux/acpi.h> |
|
#include <linux/delay.h> |
|
#include <linux/dmi.h> |
|
#include <linux/err.h> |
|
#include <linux/i2c.h> |
|
#include <linux/interrupt.h> |
|
#include <linux/kernel.h> |
|
#include <linux/mfd/core.h> |
|
#include <linux/mfd/intel_soc_pmic.h> |
|
#include <linux/regmap.h> |
|
|
|
/* PMIC device registers */ |
|
#define REG_OFFSET_MASK GENMASK(7, 0) |
|
#define REG_ADDR_MASK GENMASK(15, 8) |
|
#define REG_ADDR_SHIFT 8 |
|
|
|
#define CHT_WC_IRQLVL1 0x6e02 |
|
#define CHT_WC_IRQLVL1_MASK 0x6e0e |
|
|
|
/* Whiskey Cove PMIC share same ACPI ID between different platforms */ |
|
#define CHT_WC_HRV 3 |
|
|
|
/* Level 1 IRQs (level 2 IRQs are handled in the child device drivers) */ |
|
enum { |
|
CHT_WC_PWRSRC_IRQ = 0, |
|
CHT_WC_THRM_IRQ, |
|
CHT_WC_BCU_IRQ, |
|
CHT_WC_ADC_IRQ, |
|
CHT_WC_EXT_CHGR_IRQ, |
|
CHT_WC_GPIO_IRQ, |
|
/* There is no irq 6 */ |
|
CHT_WC_CRIT_IRQ = 7, |
|
}; |
|
|
|
static const struct resource cht_wc_pwrsrc_resources[] = { |
|
DEFINE_RES_IRQ(CHT_WC_PWRSRC_IRQ), |
|
}; |
|
|
|
static const struct resource cht_wc_ext_charger_resources[] = { |
|
DEFINE_RES_IRQ(CHT_WC_EXT_CHGR_IRQ), |
|
}; |
|
|
|
static struct mfd_cell cht_wc_dev[] = { |
|
{ |
|
.name = "cht_wcove_pwrsrc", |
|
.num_resources = ARRAY_SIZE(cht_wc_pwrsrc_resources), |
|
.resources = cht_wc_pwrsrc_resources, |
|
}, { |
|
.name = "cht_wcove_ext_chgr", |
|
.num_resources = ARRAY_SIZE(cht_wc_ext_charger_resources), |
|
.resources = cht_wc_ext_charger_resources, |
|
}, |
|
{ .name = "cht_wcove_region", }, |
|
{ .name = "cht_wcove_leds", }, |
|
}; |
|
|
|
/* |
|
* The CHT Whiskey Cove covers multiple I2C addresses, with a 1 Byte |
|
* register address space per I2C address, so we use 16 bit register |
|
* addresses where the high 8 bits contain the I2C client address. |
|
*/ |
|
static int cht_wc_byte_reg_read(void *context, unsigned int reg, |
|
unsigned int *val) |
|
{ |
|
struct i2c_client *client = context; |
|
int ret, orig_addr = client->addr; |
|
|
|
if (!(reg & REG_ADDR_MASK)) { |
|
dev_err(&client->dev, "Error I2C address not specified\n"); |
|
return -EINVAL; |
|
} |
|
|
|
client->addr = (reg & REG_ADDR_MASK) >> REG_ADDR_SHIFT; |
|
ret = i2c_smbus_read_byte_data(client, reg & REG_OFFSET_MASK); |
|
client->addr = orig_addr; |
|
|
|
if (ret < 0) |
|
return ret; |
|
|
|
*val = ret; |
|
return 0; |
|
} |
|
|
|
static int cht_wc_byte_reg_write(void *context, unsigned int reg, |
|
unsigned int val) |
|
{ |
|
struct i2c_client *client = context; |
|
int ret, orig_addr = client->addr; |
|
|
|
if (!(reg & REG_ADDR_MASK)) { |
|
dev_err(&client->dev, "Error I2C address not specified\n"); |
|
return -EINVAL; |
|
} |
|
|
|
client->addr = (reg & REG_ADDR_MASK) >> REG_ADDR_SHIFT; |
|
ret = i2c_smbus_write_byte_data(client, reg & REG_OFFSET_MASK, val); |
|
client->addr = orig_addr; |
|
|
|
return ret; |
|
} |
|
|
|
static const struct regmap_config cht_wc_regmap_cfg = { |
|
.reg_bits = 16, |
|
.val_bits = 8, |
|
.reg_write = cht_wc_byte_reg_write, |
|
.reg_read = cht_wc_byte_reg_read, |
|
}; |
|
|
|
static const struct regmap_irq cht_wc_regmap_irqs[] = { |
|
REGMAP_IRQ_REG(CHT_WC_PWRSRC_IRQ, 0, BIT(CHT_WC_PWRSRC_IRQ)), |
|
REGMAP_IRQ_REG(CHT_WC_THRM_IRQ, 0, BIT(CHT_WC_THRM_IRQ)), |
|
REGMAP_IRQ_REG(CHT_WC_BCU_IRQ, 0, BIT(CHT_WC_BCU_IRQ)), |
|
REGMAP_IRQ_REG(CHT_WC_ADC_IRQ, 0, BIT(CHT_WC_ADC_IRQ)), |
|
REGMAP_IRQ_REG(CHT_WC_EXT_CHGR_IRQ, 0, BIT(CHT_WC_EXT_CHGR_IRQ)), |
|
REGMAP_IRQ_REG(CHT_WC_GPIO_IRQ, 0, BIT(CHT_WC_GPIO_IRQ)), |
|
REGMAP_IRQ_REG(CHT_WC_CRIT_IRQ, 0, BIT(CHT_WC_CRIT_IRQ)), |
|
}; |
|
|
|
static const struct regmap_irq_chip cht_wc_regmap_irq_chip = { |
|
.name = "cht_wc_irq_chip", |
|
.status_base = CHT_WC_IRQLVL1, |
|
.mask_base = CHT_WC_IRQLVL1_MASK, |
|
.irqs = cht_wc_regmap_irqs, |
|
.num_irqs = ARRAY_SIZE(cht_wc_regmap_irqs), |
|
.num_regs = 1, |
|
}; |
|
|
|
static const struct dmi_system_id cht_wc_model_dmi_ids[] = { |
|
{ |
|
/* GPD win / GPD pocket mini laptops */ |
|
.driver_data = (void *)(long)INTEL_CHT_WC_GPD_WIN_POCKET, |
|
/* |
|
* This DMI match may not seem unique, but it is. In the 67000+ |
|
* DMI decode dumps from linux-hardware.org only 116 have |
|
* board_vendor set to "AMI Corporation" and of those 116 only |
|
* the GPD win's and pocket's board_name is "Default string". |
|
*/ |
|
.matches = { |
|
DMI_EXACT_MATCH(DMI_BOARD_VENDOR, "AMI Corporation"), |
|
DMI_EXACT_MATCH(DMI_BOARD_NAME, "Default string"), |
|
DMI_EXACT_MATCH(DMI_BOARD_SERIAL, "Default string"), |
|
DMI_EXACT_MATCH(DMI_PRODUCT_NAME, "Default string"), |
|
}, |
|
}, { |
|
/* Xiaomi Mi Pad 2 */ |
|
.driver_data = (void *)(long)INTEL_CHT_WC_XIAOMI_MIPAD2, |
|
.matches = { |
|
DMI_MATCH(DMI_SYS_VENDOR, "Xiaomi Inc"), |
|
DMI_MATCH(DMI_PRODUCT_NAME, "Mipad2"), |
|
}, |
|
}, { |
|
/* Lenovo Yoga Book X90F / X91F / X91L */ |
|
.driver_data = (void *)(long)INTEL_CHT_WC_LENOVO_YOGABOOK1, |
|
.matches = { |
|
/* Non exact match to match all versions */ |
|
DMI_MATCH(DMI_PRODUCT_NAME, "Lenovo YB1-X9"), |
|
}, |
|
}, |
|
{ } |
|
}; |
|
|
|
static int cht_wc_probe(struct i2c_client *client) |
|
{ |
|
struct device *dev = &client->dev; |
|
const struct dmi_system_id *id; |
|
struct intel_soc_pmic *pmic; |
|
acpi_status status; |
|
unsigned long long hrv; |
|
int ret; |
|
|
|
status = acpi_evaluate_integer(ACPI_HANDLE(dev), "_HRV", NULL, &hrv); |
|
if (ACPI_FAILURE(status)) |
|
return dev_err_probe(dev, -ENODEV, "Failed to get PMIC hardware revision\n"); |
|
if (hrv != CHT_WC_HRV) |
|
return dev_err_probe(dev, -ENODEV, "Invalid PMIC hardware revision: %llu\n", hrv); |
|
|
|
if (client->irq < 0) |
|
return dev_err_probe(dev, -EINVAL, "Invalid IRQ\n"); |
|
|
|
pmic = devm_kzalloc(dev, sizeof(*pmic), GFP_KERNEL); |
|
if (!pmic) |
|
return -ENOMEM; |
|
|
|
id = dmi_first_match(cht_wc_model_dmi_ids); |
|
if (id) |
|
pmic->cht_wc_model = (long)id->driver_data; |
|
|
|
pmic->irq = client->irq; |
|
pmic->dev = dev; |
|
i2c_set_clientdata(client, pmic); |
|
|
|
pmic->regmap = devm_regmap_init(dev, NULL, client, &cht_wc_regmap_cfg); |
|
if (IS_ERR(pmic->regmap)) |
|
return PTR_ERR(pmic->regmap); |
|
|
|
ret = devm_regmap_add_irq_chip(dev, pmic->regmap, pmic->irq, |
|
IRQF_ONESHOT | IRQF_SHARED, 0, |
|
&cht_wc_regmap_irq_chip, |
|
&pmic->irq_chip_data); |
|
if (ret) |
|
return ret; |
|
|
|
return devm_mfd_add_devices(dev, PLATFORM_DEVID_NONE, |
|
cht_wc_dev, ARRAY_SIZE(cht_wc_dev), NULL, 0, |
|
regmap_irq_get_domain(pmic->irq_chip_data)); |
|
} |
|
|
|
static void cht_wc_shutdown(struct i2c_client *client) |
|
{ |
|
struct intel_soc_pmic *pmic = i2c_get_clientdata(client); |
|
|
|
disable_irq(pmic->irq); |
|
} |
|
|
|
static int cht_wc_suspend(struct device *dev) |
|
{ |
|
struct intel_soc_pmic *pmic = dev_get_drvdata(dev); |
|
|
|
disable_irq(pmic->irq); |
|
|
|
return 0; |
|
} |
|
|
|
static int cht_wc_resume(struct device *dev) |
|
{ |
|
struct intel_soc_pmic *pmic = dev_get_drvdata(dev); |
|
|
|
enable_irq(pmic->irq); |
|
|
|
return 0; |
|
} |
|
static DEFINE_SIMPLE_DEV_PM_OPS(cht_wc_pm_ops, cht_wc_suspend, cht_wc_resume); |
|
|
|
static const struct i2c_device_id cht_wc_i2c_id[] = { |
|
{ } |
|
}; |
|
|
|
static const struct acpi_device_id cht_wc_acpi_ids[] = { |
|
{ "INT34D3", }, |
|
{ } |
|
}; |
|
|
|
static struct i2c_driver cht_wc_driver = { |
|
.driver = { |
|
.name = "CHT Whiskey Cove PMIC", |
|
.pm = pm_sleep_ptr(&cht_wc_pm_ops), |
|
.acpi_match_table = cht_wc_acpi_ids, |
|
}, |
|
.probe_new = cht_wc_probe, |
|
.shutdown = cht_wc_shutdown, |
|
.id_table = cht_wc_i2c_id, |
|
}; |
|
builtin_i2c_driver(cht_wc_driver);
|
|
|