mirror of https://github.com/Qortal/Brooklyn
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
341 lines
8.4 KiB
341 lines
8.4 KiB
// SPDX-License-Identifier: GPL-2.0-or-later |
|
/* |
|
* Device Tree Source for AMCC Arches (dual 460GT board) |
|
* |
|
* (C) Copyright 2008 Applied Micro Circuits Corporation |
|
* Victor Gallardo <[email protected]> |
|
* Adam Graham <[email protected]> |
|
* |
|
* Based on the glacier.dts file |
|
* Stefan Roese <[email protected]> |
|
* Copyright 2008 DENX Software Engineering |
|
* |
|
* See file CREDITS for list of people who contributed to this |
|
* project. |
|
*/ |
|
|
|
/dts-v1/; |
|
|
|
/ { |
|
#address-cells = <2>; |
|
#size-cells = <1>; |
|
model = "amcc,arches"; |
|
compatible = "amcc,arches"; |
|
dcr-parent = <&{/cpus/cpu@0}>; |
|
|
|
aliases { |
|
ethernet0 = &EMAC0; |
|
ethernet1 = &EMAC1; |
|
ethernet2 = &EMAC2; |
|
serial0 = &UART0; |
|
}; |
|
|
|
cpus { |
|
#address-cells = <1>; |
|
#size-cells = <0>; |
|
|
|
cpu@0 { |
|
device_type = "cpu"; |
|
model = "PowerPC,460GT"; |
|
reg = <0x00000000>; |
|
clock-frequency = <0>; /* Filled in by U-Boot */ |
|
timebase-frequency = <0>; /* Filled in by U-Boot */ |
|
i-cache-line-size = <32>; |
|
d-cache-line-size = <32>; |
|
i-cache-size = <32768>; |
|
d-cache-size = <32768>; |
|
dcr-controller; |
|
dcr-access-method = "native"; |
|
next-level-cache = <&L2C0>; |
|
}; |
|
}; |
|
|
|
memory { |
|
device_type = "memory"; |
|
reg = <0x00000000 0x00000000 0x00000000>; /* Filled in by U-Boot */ |
|
}; |
|
|
|
UIC0: interrupt-controller0 { |
|
compatible = "ibm,uic-460gt","ibm,uic"; |
|
interrupt-controller; |
|
cell-index = <0>; |
|
dcr-reg = <0x0c0 0x009>; |
|
#address-cells = <0>; |
|
#size-cells = <0>; |
|
#interrupt-cells = <2>; |
|
}; |
|
|
|
UIC1: interrupt-controller1 { |
|
compatible = "ibm,uic-460gt","ibm,uic"; |
|
interrupt-controller; |
|
cell-index = <1>; |
|
dcr-reg = <0x0d0 0x009>; |
|
#address-cells = <0>; |
|
#size-cells = <0>; |
|
#interrupt-cells = <2>; |
|
interrupts = <0x1e 0x4 0x1f 0x4>; /* cascade */ |
|
interrupt-parent = <&UIC0>; |
|
}; |
|
|
|
UIC2: interrupt-controller2 { |
|
compatible = "ibm,uic-460gt","ibm,uic"; |
|
interrupt-controller; |
|
cell-index = <2>; |
|
dcr-reg = <0x0e0 0x009>; |
|
#address-cells = <0>; |
|
#size-cells = <0>; |
|
#interrupt-cells = <2>; |
|
interrupts = <0xa 0x4 0xb 0x4>; /* cascade */ |
|
interrupt-parent = <&UIC0>; |
|
}; |
|
|
|
UIC3: interrupt-controller3 { |
|
compatible = "ibm,uic-460gt","ibm,uic"; |
|
interrupt-controller; |
|
cell-index = <3>; |
|
dcr-reg = <0x0f0 0x009>; |
|
#address-cells = <0>; |
|
#size-cells = <0>; |
|
#interrupt-cells = <2>; |
|
interrupts = <0x10 0x4 0x11 0x4>; /* cascade */ |
|
interrupt-parent = <&UIC0>; |
|
}; |
|
|
|
SDR0: sdr { |
|
compatible = "ibm,sdr-460gt"; |
|
dcr-reg = <0x00e 0x002>; |
|
}; |
|
|
|
CPR0: cpr { |
|
compatible = "ibm,cpr-460gt"; |
|
dcr-reg = <0x00c 0x002>; |
|
}; |
|
|
|
L2C0: l2c { |
|
compatible = "ibm,l2-cache-460gt", "ibm,l2-cache"; |
|
dcr-reg = <0x020 0x008 /* Internal SRAM DCR's */ |
|
0x030 0x008>; /* L2 cache DCR's */ |
|
cache-line-size = <32>; /* 32 bytes */ |
|
cache-size = <262144>; /* L2, 256K */ |
|
interrupt-parent = <&UIC1>; |
|
interrupts = <11 1>; |
|
}; |
|
|
|
plb { |
|
compatible = "ibm,plb-460gt", "ibm,plb4"; |
|
#address-cells = <2>; |
|
#size-cells = <1>; |
|
ranges; |
|
clock-frequency = <0>; /* Filled in by U-Boot */ |
|
|
|
SDRAM0: sdram { |
|
compatible = "ibm,sdram-460gt", "ibm,sdram-405gp"; |
|
dcr-reg = <0x010 0x002>; |
|
}; |
|
|
|
CRYPTO: crypto@180000 { |
|
compatible = "amcc,ppc460gt-crypto", "amcc,ppc4xx-crypto"; |
|
reg = <4 0x00180000 0x80400>; |
|
interrupt-parent = <&UIC0>; |
|
interrupts = <0x1d 0x4>; |
|
}; |
|
|
|
MAL0: mcmal { |
|
compatible = "ibm,mcmal-460gt", "ibm,mcmal2"; |
|
dcr-reg = <0x180 0x062>; |
|
num-tx-chans = <3>; |
|
num-rx-chans = <24>; |
|
#address-cells = <0>; |
|
#size-cells = <0>; |
|
interrupt-parent = <&UIC2>; |
|
interrupts = < /*TXEOB*/ 0x6 0x4 |
|
/*RXEOB*/ 0x7 0x4 |
|
/*SERR*/ 0x3 0x4 |
|
/*TXDE*/ 0x4 0x4 |
|
/*RXDE*/ 0x5 0x4>; |
|
desc-base-addr-high = <0x8>; |
|
}; |
|
|
|
POB0: opb { |
|
compatible = "ibm,opb-460gt", "ibm,opb"; |
|
#address-cells = <1>; |
|
#size-cells = <1>; |
|
ranges = <0xb0000000 0x00000004 0xb0000000 0x50000000>; |
|
clock-frequency = <0>; /* Filled in by U-Boot */ |
|
|
|
EBC0: ebc { |
|
compatible = "ibm,ebc-460gt", "ibm,ebc"; |
|
dcr-reg = <0x012 0x002>; |
|
#address-cells = <2>; |
|
#size-cells = <1>; |
|
clock-frequency = <0>; /* Filled in by U-Boot */ |
|
/* ranges property is supplied by U-Boot */ |
|
interrupts = <0x6 0x4>; |
|
interrupt-parent = <&UIC1>; |
|
|
|
nor_flash@0,0 { |
|
compatible = "amd,s29gl256n", "cfi-flash"; |
|
bank-width = <2>; |
|
reg = <0x00000000 0x00000000 0x02000000>; |
|
#address-cells = <1>; |
|
#size-cells = <1>; |
|
partition@0 { |
|
label = "kernel"; |
|
reg = <0x00000000 0x001e0000>; |
|
}; |
|
partition@1e0000 { |
|
label = "dtb"; |
|
reg = <0x001e0000 0x00020000>; |
|
}; |
|
partition@200000 { |
|
label = "root"; |
|
reg = <0x00200000 0x00200000>; |
|
}; |
|
partition@400000 { |
|
label = "user"; |
|
reg = <0x00400000 0x01b60000>; |
|
}; |
|
partition@1f60000 { |
|
label = "env"; |
|
reg = <0x01f60000 0x00040000>; |
|
}; |
|
partition@1fa0000 { |
|
label = "u-boot"; |
|
reg = <0x01fa0000 0x00060000>; |
|
}; |
|
}; |
|
}; |
|
|
|
UART0: serial@ef600300 { |
|
device_type = "serial"; |
|
compatible = "ns16550"; |
|
reg = <0xef600300 0x00000008>; |
|
virtual-reg = <0xef600300>; |
|
clock-frequency = <0>; /* Filled in by U-Boot */ |
|
current-speed = <0>; /* Filled in by U-Boot */ |
|
interrupt-parent = <&UIC1>; |
|
interrupts = <0x1 0x4>; |
|
}; |
|
|
|
IIC0: i2c@ef600700 { |
|
compatible = "ibm,iic-460gt", "ibm,iic"; |
|
reg = <0xef600700 0x00000014>; |
|
interrupt-parent = <&UIC0>; |
|
interrupts = <0x2 0x4>; |
|
#address-cells = <1>; |
|
#size-cells = <0>; |
|
sttm@4a { |
|
compatible = "ad,ad7414"; |
|
reg = <0x4a>; |
|
interrupt-parent = <&UIC1>; |
|
interrupts = <0x0 0x8>; |
|
}; |
|
}; |
|
|
|
IIC1: i2c@ef600800 { |
|
compatible = "ibm,iic-460gt", "ibm,iic"; |
|
reg = <0xef600800 0x00000014>; |
|
interrupt-parent = <&UIC0>; |
|
interrupts = <0x3 0x4>; |
|
}; |
|
|
|
TAH0: emac-tah@ef601350 { |
|
compatible = "ibm,tah-460gt", "ibm,tah"; |
|
reg = <0xef601350 0x00000030>; |
|
}; |
|
|
|
TAH1: emac-tah@ef601450 { |
|
compatible = "ibm,tah-460gt", "ibm,tah"; |
|
reg = <0xef601450 0x00000030>; |
|
}; |
|
|
|
EMAC0: ethernet@ef600e00 { |
|
device_type = "network"; |
|
compatible = "ibm,emac-460gt", "ibm,emac4sync"; |
|
interrupt-parent = <&EMAC0>; |
|
interrupts = <0x0 0x1>; |
|
#interrupt-cells = <1>; |
|
#address-cells = <0>; |
|
#size-cells = <0>; |
|
interrupt-map = </*Status*/ 0x0 &UIC2 0x10 0x4 |
|
/*Wake*/ 0x1 &UIC2 0x14 0x4>; |
|
reg = <0xef600e00 0x000000c4>; |
|
local-mac-address = [000000000000]; /* Filled in by U-Boot */ |
|
mal-device = <&MAL0>; |
|
mal-tx-channel = <0>; |
|
mal-rx-channel = <0>; |
|
cell-index = <0>; |
|
max-frame-size = <9000>; |
|
rx-fifo-size = <4096>; |
|
tx-fifo-size = <2048>; |
|
rx-fifo-size-gige = <16384>; |
|
phy-mode = "sgmii"; |
|
phy-map = <0xffffffff>; |
|
gpcs-address = <0x0000000a>; |
|
tah-device = <&TAH0>; |
|
tah-channel = <0>; |
|
has-inverted-stacr-oc; |
|
has-new-stacr-staopc; |
|
}; |
|
|
|
EMAC1: ethernet@ef600f00 { |
|
device_type = "network"; |
|
compatible = "ibm,emac-460gt", "ibm,emac4sync"; |
|
interrupt-parent = <&EMAC1>; |
|
interrupts = <0x0 0x1>; |
|
#interrupt-cells = <1>; |
|
#address-cells = <0>; |
|
#size-cells = <0>; |
|
interrupt-map = </*Status*/ 0x0 &UIC2 0x11 0x4 |
|
/*Wake*/ 0x1 &UIC2 0x15 0x4>; |
|
reg = <0xef600f00 0x000000c4>; |
|
local-mac-address = [000000000000]; /* Filled in by U-Boot */ |
|
mal-device = <&MAL0>; |
|
mal-tx-channel = <1>; |
|
mal-rx-channel = <8>; |
|
cell-index = <1>; |
|
max-frame-size = <9000>; |
|
rx-fifo-size = <4096>; |
|
tx-fifo-size = <2048>; |
|
rx-fifo-size-gige = <16384>; |
|
phy-mode = "sgmii"; |
|
phy-map = <0x00000000>; |
|
gpcs-address = <0x0000000b>; |
|
tah-device = <&TAH1>; |
|
tah-channel = <1>; |
|
has-inverted-stacr-oc; |
|
has-new-stacr-staopc; |
|
mdio-device = <&EMAC0>; |
|
}; |
|
|
|
EMAC2: ethernet@ef601100 { |
|
device_type = "network"; |
|
compatible = "ibm,emac-460gt", "ibm,emac4sync"; |
|
interrupt-parent = <&EMAC2>; |
|
interrupts = <0x0 0x1>; |
|
#interrupt-cells = <1>; |
|
#address-cells = <0>; |
|
#size-cells = <0>; |
|
interrupt-map = </*Status*/ 0x0 &UIC2 0x12 0x4 |
|
/*Wake*/ 0x1 &UIC2 0x16 0x4>; |
|
reg = <0xef601100 0x000000c4>; |
|
local-mac-address = [000000000000]; /* Filled in by U-Boot */ |
|
mal-device = <&MAL0>; |
|
mal-tx-channel = <2>; |
|
mal-rx-channel = <16>; |
|
cell-index = <2>; |
|
max-frame-size = <9000>; |
|
rx-fifo-size = <4096>; |
|
tx-fifo-size = <2048>; |
|
rx-fifo-size-gige = <16384>; |
|
tx-fifo-size-gige = <16384>; /* emac2&3 only */ |
|
phy-mode = "sgmii"; |
|
phy-map = <0x00000001>; |
|
gpcs-address = <0x0000000C>; |
|
has-inverted-stacr-oc; |
|
has-new-stacr-staopc; |
|
mdio-device = <&EMAC0>; |
|
}; |
|
}; |
|
}; |
|
};
|
|
|