mirror of
https://github.com/Qortal/Brooklyn.git
synced 2025-02-13 18:55:55 +00:00
* NVME, SATA NAND Security added * Qortal Core exception fetcher is now redone. * Update DT overlays for firmware * Fix for bvb clockj settings * Fix for no audio for sissy desktop porn watchers -_- ( thanks crowetic for watching gay porn and reporting me that bug asshat ) * Normalize the fetch() stream while doing a peer to peer handshake for nodes * Fix for RNG token editing error while performing a SHA256 encryption * Now under voltage errors will blink red led constantly for 5 minutes then go solid. * Improve kernel thread scaling for Qortal 2.0 core * HDMI circuit is now enabled at power up instead. * Added KMS * Added line replication instead of interpolation for VC4 GPU resulting in slightly better frame rates * Fix for long and doubles * Backplane clock is now set at standard rate * Capped HVEC clocks * Add support for Creative Cinema webcam for donkers who like sharing dick pics. *looks at crowetic* * More scanline XGA modes for people who have weird ass monitors of all sorts. * TX/RX flow control support is now 100% stable. No lags over 1Gbps ethernet. ( Hello Qortal 3.0 ) * Using flush cache instead of fetch for QC 2.0 resulting in performance gains * VC4 clock is now enforced for desktop oriented images. * Ondemand governor now waits for 2 seconds instead of 0.5ms to scale down to the lowest safest clock freq preventing lags to the core. * Timeout of OC set at 35ms from 90ms resulting in way better clocks and sync for Qortal 2.0 core
86 lines
1.8 KiB
YAML
86 lines
1.8 KiB
YAML
# SPDX-License-Identifier: GPL-2.0-only
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/mmc/snps,dwcmshc-sdhci.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Synopsys Designware Mobile Storage Host Controller Binding
|
|
|
|
maintainers:
|
|
- Ulf Hansson <ulf.hansson@linaro.org>
|
|
- Jisheng Zhang <Jisheng.Zhang@synaptics.com>
|
|
|
|
allOf:
|
|
- $ref: mmc-controller.yaml#
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- rockchip,rk3568-dwcmshc
|
|
- snps,dwcmshc-sdhci
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
interrupts:
|
|
maxItems: 1
|
|
|
|
clocks:
|
|
minItems: 1
|
|
items:
|
|
- description: core clock
|
|
- description: bus clock for optional
|
|
- description: axi clock for rockchip specified
|
|
- description: block clock for rockchip specified
|
|
- description: timer clock for rockchip specified
|
|
|
|
|
|
clock-names:
|
|
minItems: 1
|
|
items:
|
|
- const: core
|
|
- const: bus
|
|
- const: axi
|
|
- const: block
|
|
- const: timer
|
|
|
|
rockchip,txclk-tapnum:
|
|
description: Specify the number of delay for tx sampling.
|
|
$ref: /schemas/types.yaml#/definitions/uint8
|
|
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- interrupts
|
|
- clocks
|
|
- clock-names
|
|
|
|
unevaluatedProperties: false
|
|
|
|
examples:
|
|
- |
|
|
mmc@fe310000 {
|
|
compatible = "rockchip,rk3568-dwcmshc";
|
|
reg = <0xfe310000 0x10000>;
|
|
interrupts = <0 25 0x4>;
|
|
clocks = <&cru 17>, <&cru 18>, <&cru 19>, <&cru 20>, <&cru 21>;
|
|
clock-names = "core", "bus", "axi", "block", "timer";
|
|
bus-width = <8>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
};
|
|
- |
|
|
mmc@aa0000 {
|
|
compatible = "snps,dwcmshc-sdhci";
|
|
reg = <0xaa000 0x1000>;
|
|
interrupts = <0 25 0x4>;
|
|
clocks = <&cru 17>, <&cru 18>;
|
|
clock-names = "core", "bus";
|
|
bus-width = <8>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
};
|
|
|
|
...
|