mirror of https://github.com/Qortal/Brooklyn
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
156 lines
4.2 KiB
156 lines
4.2 KiB
// SPDX-License-Identifier: GPL-2.0 |
|
/* |
|
* Copyright (C) 2018 MediaTek Inc. |
|
* Author: Wenzhen Yu <Wenzhen [email protected]> |
|
* Ryder Lee <[email protected]> |
|
*/ |
|
|
|
#include <linux/clk-provider.h> |
|
#include <linux/of.h> |
|
#include <linux/of_address.h> |
|
#include <linux/of_device.h> |
|
#include <linux/platform_device.h> |
|
|
|
#include "clk-mtk.h" |
|
#include "clk-gate.h" |
|
|
|
#include <dt-bindings/clock/mt7629-clk.h> |
|
|
|
#define GATE_PCIE(_id, _name, _parent, _shift) { \ |
|
.id = _id, \ |
|
.name = _name, \ |
|
.parent_name = _parent, \ |
|
.regs = &pcie_cg_regs, \ |
|
.shift = _shift, \ |
|
.ops = &mtk_clk_gate_ops_no_setclr_inv, \ |
|
} |
|
|
|
#define GATE_SSUSB(_id, _name, _parent, _shift) { \ |
|
.id = _id, \ |
|
.name = _name, \ |
|
.parent_name = _parent, \ |
|
.regs = &ssusb_cg_regs, \ |
|
.shift = _shift, \ |
|
.ops = &mtk_clk_gate_ops_no_setclr_inv, \ |
|
} |
|
|
|
static const struct mtk_gate_regs pcie_cg_regs = { |
|
.set_ofs = 0x30, |
|
.clr_ofs = 0x30, |
|
.sta_ofs = 0x30, |
|
}; |
|
|
|
static const struct mtk_gate_regs ssusb_cg_regs = { |
|
.set_ofs = 0x30, |
|
.clr_ofs = 0x30, |
|
.sta_ofs = 0x30, |
|
}; |
|
|
|
static const struct mtk_gate ssusb_clks[] = { |
|
GATE_SSUSB(CLK_SSUSB_U2_PHY_1P_EN, "ssusb_u2_phy_1p", |
|
"to_u2_phy_1p", 0), |
|
GATE_SSUSB(CLK_SSUSB_U2_PHY_EN, "ssusb_u2_phy_en", "to_u2_phy", 1), |
|
GATE_SSUSB(CLK_SSUSB_REF_EN, "ssusb_ref_en", "to_usb3_ref", 5), |
|
GATE_SSUSB(CLK_SSUSB_SYS_EN, "ssusb_sys_en", "to_usb3_sys", 6), |
|
GATE_SSUSB(CLK_SSUSB_MCU_EN, "ssusb_mcu_en", "to_usb3_mcu", 7), |
|
GATE_SSUSB(CLK_SSUSB_DMA_EN, "ssusb_dma_en", "to_usb3_dma", 8), |
|
}; |
|
|
|
static const struct mtk_gate pcie_clks[] = { |
|
GATE_PCIE(CLK_PCIE_P1_AUX_EN, "pcie_p1_aux_en", "p1_1mhz", 12), |
|
GATE_PCIE(CLK_PCIE_P1_OBFF_EN, "pcie_p1_obff_en", "free_run_4mhz", 13), |
|
GATE_PCIE(CLK_PCIE_P1_AHB_EN, "pcie_p1_ahb_en", "from_top_ahb", 14), |
|
GATE_PCIE(CLK_PCIE_P1_AXI_EN, "pcie_p1_axi_en", "from_top_axi", 15), |
|
GATE_PCIE(CLK_PCIE_P1_MAC_EN, "pcie_p1_mac_en", "pcie1_mac_en", 16), |
|
GATE_PCIE(CLK_PCIE_P1_PIPE_EN, "pcie_p1_pipe_en", "pcie1_pipe_en", 17), |
|
GATE_PCIE(CLK_PCIE_P0_AUX_EN, "pcie_p0_aux_en", "p0_1mhz", 18), |
|
GATE_PCIE(CLK_PCIE_P0_OBFF_EN, "pcie_p0_obff_en", "free_run_4mhz", 19), |
|
GATE_PCIE(CLK_PCIE_P0_AHB_EN, "pcie_p0_ahb_en", "from_top_ahb", 20), |
|
GATE_PCIE(CLK_PCIE_P0_AXI_EN, "pcie_p0_axi_en", "from_top_axi", 21), |
|
GATE_PCIE(CLK_PCIE_P0_MAC_EN, "pcie_p0_mac_en", "pcie0_mac_en", 22), |
|
GATE_PCIE(CLK_PCIE_P0_PIPE_EN, "pcie_p0_pipe_en", "pcie0_pipe_en", 23), |
|
}; |
|
|
|
static int clk_mt7629_ssusbsys_init(struct platform_device *pdev) |
|
{ |
|
struct clk_onecell_data *clk_data; |
|
struct device_node *node = pdev->dev.of_node; |
|
int r; |
|
|
|
clk_data = mtk_alloc_clk_data(CLK_SSUSB_NR_CLK); |
|
|
|
mtk_clk_register_gates(node, ssusb_clks, ARRAY_SIZE(ssusb_clks), |
|
clk_data); |
|
|
|
r = of_clk_add_provider(node, of_clk_src_onecell_get, clk_data); |
|
if (r) |
|
dev_err(&pdev->dev, |
|
"could not register clock provider: %s: %d\n", |
|
pdev->name, r); |
|
|
|
mtk_register_reset_controller(node, 1, 0x34); |
|
|
|
return r; |
|
} |
|
|
|
static int clk_mt7629_pciesys_init(struct platform_device *pdev) |
|
{ |
|
struct clk_onecell_data *clk_data; |
|
struct device_node *node = pdev->dev.of_node; |
|
int r; |
|
|
|
clk_data = mtk_alloc_clk_data(CLK_PCIE_NR_CLK); |
|
|
|
mtk_clk_register_gates(node, pcie_clks, ARRAY_SIZE(pcie_clks), |
|
clk_data); |
|
|
|
r = of_clk_add_provider(node, of_clk_src_onecell_get, clk_data); |
|
if (r) |
|
dev_err(&pdev->dev, |
|
"could not register clock provider: %s: %d\n", |
|
pdev->name, r); |
|
|
|
mtk_register_reset_controller(node, 1, 0x34); |
|
|
|
return r; |
|
} |
|
|
|
static const struct of_device_id of_match_clk_mt7629_hif[] = { |
|
{ |
|
.compatible = "mediatek,mt7629-pciesys", |
|
.data = clk_mt7629_pciesys_init, |
|
}, { |
|
.compatible = "mediatek,mt7629-ssusbsys", |
|
.data = clk_mt7629_ssusbsys_init, |
|
}, { |
|
/* sentinel */ |
|
} |
|
}; |
|
|
|
static int clk_mt7629_hif_probe(struct platform_device *pdev) |
|
{ |
|
int (*clk_init)(struct platform_device *); |
|
int r; |
|
|
|
clk_init = of_device_get_match_data(&pdev->dev); |
|
if (!clk_init) |
|
return -EINVAL; |
|
|
|
r = clk_init(pdev); |
|
if (r) |
|
dev_err(&pdev->dev, |
|
"could not register clock provider: %s: %d\n", |
|
pdev->name, r); |
|
|
|
return r; |
|
} |
|
|
|
static struct platform_driver clk_mt7629_hif_drv = { |
|
.probe = clk_mt7629_hif_probe, |
|
.driver = { |
|
.name = "clk-mt7629-hif", |
|
.of_match_table = of_match_clk_mt7629_hif, |
|
}, |
|
}; |
|
|
|
builtin_platform_driver(clk_mt7629_hif_drv);
|
|
|