mirror of https://github.com/Qortal/Brooklyn
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
332 lines
8.4 KiB
332 lines
8.4 KiB
// SPDX-License-Identifier: GPL-2.0 |
|
/* |
|
* Device Tree Source for J7200 SoC Family MCU/WAKEUP Domain peripherals |
|
* |
|
* Copyright (C) 2020-2021 Texas Instruments Incorporated - https://www.ti.com/ |
|
*/ |
|
|
|
&cbass_mcu_wakeup { |
|
dmsc: dmsc@44083000 { |
|
compatible = "ti,k2g-sci"; |
|
ti,host-id = <12>; |
|
|
|
mbox-names = "rx", "tx"; |
|
|
|
mboxes= <&secure_proxy_main 11>, |
|
<&secure_proxy_main 13>; |
|
|
|
reg-names = "debug_messages"; |
|
reg = <0x00 0x44083000 0x00 0x1000>; |
|
|
|
k3_pds: power-controller { |
|
compatible = "ti,sci-pm-domain"; |
|
#power-domain-cells = <2>; |
|
}; |
|
|
|
k3_clks: clocks { |
|
compatible = "ti,k2g-sci-clk"; |
|
#clock-cells = <2>; |
|
}; |
|
|
|
k3_reset: reset-controller { |
|
compatible = "ti,sci-reset"; |
|
#reset-cells = <2>; |
|
}; |
|
}; |
|
|
|
mcu_conf: syscon@40f00000 { |
|
compatible = "syscon", "simple-mfd"; |
|
reg = <0x00 0x40f00000 0x00 0x20000>; |
|
#address-cells = <1>; |
|
#size-cells = <1>; |
|
ranges = <0x00 0x00 0x40f00000 0x20000>; |
|
|
|
phy_gmii_sel: phy@4040 { |
|
compatible = "ti,am654-phy-gmii-sel"; |
|
reg = <0x4040 0x4>; |
|
#phy-cells = <1>; |
|
}; |
|
}; |
|
|
|
chipid@43000014 { |
|
compatible = "ti,am654-chipid"; |
|
reg = <0x00 0x43000014 0x00 0x4>; |
|
}; |
|
|
|
wkup_pmx0: pinctrl@4301c000 { |
|
compatible = "pinctrl-single"; |
|
/* Proxy 0 addressing */ |
|
reg = <0x00 0x4301c000 0x00 0x178>; |
|
#pinctrl-cells = <1>; |
|
pinctrl-single,register-width = <32>; |
|
pinctrl-single,function-mask = <0xffffffff>; |
|
}; |
|
|
|
mcu_ram: sram@41c00000 { |
|
compatible = "mmio-sram"; |
|
reg = <0x00 0x41c00000 0x00 0x100000>; |
|
ranges = <0x00 0x00 0x41c00000 0x100000>; |
|
#address-cells = <1>; |
|
#size-cells = <1>; |
|
}; |
|
|
|
wkup_uart0: serial@42300000 { |
|
compatible = "ti,j721e-uart", "ti,am654-uart"; |
|
reg = <0x00 0x42300000 0x00 0x100>; |
|
reg-shift = <2>; |
|
reg-io-width = <4>; |
|
interrupts = <GIC_SPI 897 IRQ_TYPE_LEVEL_HIGH>; |
|
clock-frequency = <48000000>; |
|
current-speed = <115200>; |
|
power-domains = <&k3_pds 287 TI_SCI_PD_EXCLUSIVE>; |
|
clocks = <&k3_clks 287 2>; |
|
clock-names = "fclk"; |
|
}; |
|
|
|
mcu_uart0: serial@40a00000 { |
|
compatible = "ti,j721e-uart", "ti,am654-uart"; |
|
reg = <0x00 0x40a00000 0x00 0x100>; |
|
reg-shift = <2>; |
|
reg-io-width = <4>; |
|
interrupts = <GIC_SPI 846 IRQ_TYPE_LEVEL_HIGH>; |
|
clock-frequency = <96000000>; |
|
current-speed = <115200>; |
|
power-domains = <&k3_pds 149 TI_SCI_PD_EXCLUSIVE>; |
|
clocks = <&k3_clks 149 2>; |
|
clock-names = "fclk"; |
|
}; |
|
|
|
wkup_gpio_intr: interrupt-controller2 { |
|
compatible = "ti,sci-intr"; |
|
ti,intr-trigger-type = <1>; |
|
interrupt-controller; |
|
interrupt-parent = <&gic500>; |
|
#interrupt-cells = <1>; |
|
ti,sci = <&dmsc>; |
|
ti,sci-dev-id = <137>; |
|
ti,interrupt-ranges = <16 960 16>; |
|
}; |
|
|
|
mcu_navss: bus@28380000 { |
|
compatible = "simple-mfd"; |
|
#address-cells = <2>; |
|
#size-cells = <2>; |
|
ranges = <0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>; |
|
dma-coherent; |
|
dma-ranges; |
|
ti,sci-dev-id = <232>; |
|
|
|
mcu_ringacc: ringacc@2b800000 { |
|
compatible = "ti,am654-navss-ringacc"; |
|
reg = <0x00 0x2b800000 0x00 0x400000>, |
|
<0x00 0x2b000000 0x00 0x400000>, |
|
<0x00 0x28590000 0x00 0x100>, |
|
<0x00 0x2a500000 0x00 0x40000>; |
|
reg-names = "rt", "fifos", "proxy_gcfg", "proxy_target"; |
|
ti,num-rings = <286>; |
|
ti,sci-rm-range-gp-rings = <0x1>; /* GP ring range */ |
|
ti,sci = <&dmsc>; |
|
ti,sci-dev-id = <235>; |
|
msi-parent = <&main_udmass_inta>; |
|
}; |
|
|
|
mcu_udmap: dma-controller@285c0000 { |
|
compatible = "ti,j721e-navss-mcu-udmap"; |
|
reg = <0x00 0x285c0000 0x00 0x100>, |
|
<0x00 0x2a800000 0x00 0x40000>, |
|
<0x00 0x2aa00000 0x00 0x40000>; |
|
reg-names = "gcfg", "rchanrt", "tchanrt"; |
|
msi-parent = <&main_udmass_inta>; |
|
#dma-cells = <1>; |
|
|
|
ti,sci = <&dmsc>; |
|
ti,sci-dev-id = <236>; |
|
ti,ringacc = <&mcu_ringacc>; |
|
|
|
ti,sci-rm-range-tchan = <0x0d>, /* TX_CHAN */ |
|
<0x0f>; /* TX_HCHAN */ |
|
ti,sci-rm-range-rchan = <0x0a>, /* RX_CHAN */ |
|
<0x0b>; /* RX_HCHAN */ |
|
ti,sci-rm-range-rflow = <0x00>; /* GP RFLOW */ |
|
}; |
|
}; |
|
|
|
mcu_cpsw: ethernet@46000000 { |
|
compatible = "ti,j721e-cpsw-nuss"; |
|
#address-cells = <2>; |
|
#size-cells = <2>; |
|
reg = <0x00 0x46000000 0x00 0x200000>; |
|
reg-names = "cpsw_nuss"; |
|
ranges = <0x00 0x00 0x00 0x46000000 0x00 0x200000>; |
|
dma-coherent; |
|
clocks = <&k3_clks 18 21>; |
|
clock-names = "fck"; |
|
power-domains = <&k3_pds 18 TI_SCI_PD_EXCLUSIVE>; |
|
|
|
dmas = <&mcu_udmap 0xf000>, |
|
<&mcu_udmap 0xf001>, |
|
<&mcu_udmap 0xf002>, |
|
<&mcu_udmap 0xf003>, |
|
<&mcu_udmap 0xf004>, |
|
<&mcu_udmap 0xf005>, |
|
<&mcu_udmap 0xf006>, |
|
<&mcu_udmap 0xf007>, |
|
<&mcu_udmap 0x7000>; |
|
dma-names = "tx0", "tx1", "tx2", "tx3", |
|
"tx4", "tx5", "tx6", "tx7", |
|
"rx"; |
|
|
|
ethernet-ports { |
|
#address-cells = <1>; |
|
#size-cells = <0>; |
|
|
|
cpsw_port1: port@1 { |
|
reg = <1>; |
|
ti,mac-only; |
|
label = "port1"; |
|
ti,syscon-efuse = <&mcu_conf 0x200>; |
|
phys = <&phy_gmii_sel 1>; |
|
}; |
|
}; |
|
|
|
davinci_mdio: mdio@f00 { |
|
compatible = "ti,cpsw-mdio","ti,davinci_mdio"; |
|
reg = <0x00 0xf00 0x00 0x100>; |
|
#address-cells = <1>; |
|
#size-cells = <0>; |
|
clocks = <&k3_clks 18 21>; |
|
clock-names = "fck"; |
|
bus_freq = <1000000>; |
|
}; |
|
|
|
cpts@3d000 { |
|
compatible = "ti,am65-cpts"; |
|
reg = <0x00 0x3d000 0x00 0x400>; |
|
clocks = <&k3_clks 18 2>; |
|
clock-names = "cpts"; |
|
interrupts-extended = <&gic500 GIC_SPI 858 IRQ_TYPE_LEVEL_HIGH>; |
|
interrupt-names = "cpts"; |
|
ti,cpts-ext-ts-inputs = <4>; |
|
ti,cpts-periodic-outputs = <2>; |
|
}; |
|
}; |
|
|
|
mcu_i2c0: i2c@40b00000 { |
|
compatible = "ti,j721e-i2c", "ti,omap4-i2c"; |
|
reg = <0x00 0x40b00000 0x00 0x100>; |
|
interrupts = <GIC_SPI 852 IRQ_TYPE_LEVEL_HIGH>; |
|
#address-cells = <1>; |
|
#size-cells = <0>; |
|
clock-names = "fck"; |
|
clocks = <&k3_clks 194 1>; |
|
power-domains = <&k3_pds 194 TI_SCI_PD_EXCLUSIVE>; |
|
}; |
|
|
|
mcu_i2c1: i2c@40b10000 { |
|
compatible = "ti,j721e-i2c", "ti,omap4-i2c"; |
|
reg = <0x00 0x40b10000 0x00 0x100>; |
|
interrupts = <GIC_SPI 853 IRQ_TYPE_LEVEL_HIGH>; |
|
#address-cells = <1>; |
|
#size-cells = <0>; |
|
clock-names = "fck"; |
|
clocks = <&k3_clks 195 1>; |
|
power-domains = <&k3_pds 195 TI_SCI_PD_EXCLUSIVE>; |
|
}; |
|
|
|
wkup_i2c0: i2c@42120000 { |
|
compatible = "ti,j721e-i2c", "ti,omap4-i2c"; |
|
reg = <0x00 0x42120000 0x00 0x100>; |
|
interrupts = <GIC_SPI 896 IRQ_TYPE_LEVEL_HIGH>; |
|
#address-cells = <1>; |
|
#size-cells = <0>; |
|
clock-names = "fck"; |
|
clocks = <&k3_clks 197 1>; |
|
power-domains = <&k3_pds 197 TI_SCI_PD_SHARED>; |
|
}; |
|
|
|
fss: syscon@47000000 { |
|
compatible = "syscon", "simple-mfd"; |
|
reg = <0x00 0x47000000 0x00 0x100>; |
|
#address-cells = <2>; |
|
#size-cells = <2>; |
|
ranges; |
|
|
|
hbmc_mux: hbmc-mux { |
|
compatible = "mmio-mux"; |
|
#mux-control-cells = <1>; |
|
mux-reg-masks = <0x4 0x2>; /* HBMC select */ |
|
}; |
|
|
|
hbmc: hyperbus@47034000 { |
|
compatible = "ti,am654-hbmc"; |
|
reg = <0x00 0x47034000 0x00 0x100>, |
|
<0x05 0x00000000 0x01 0x0000000>; |
|
power-domains = <&k3_pds 102 TI_SCI_PD_EXCLUSIVE>; |
|
clocks = <&k3_clks 102 0>; |
|
assigned-clocks = <&k3_clks 102 5>; |
|
assigned-clock-rates = <333333333>; |
|
#address-cells = <2>; |
|
#size-cells = <1>; |
|
mux-controls = <&hbmc_mux 0>; |
|
}; |
|
}; |
|
|
|
tscadc0: tscadc@40200000 { |
|
compatible = "ti,am3359-tscadc"; |
|
reg = <0x00 0x40200000 0x00 0x1000>; |
|
interrupts = <GIC_SPI 860 IRQ_TYPE_LEVEL_HIGH>; |
|
power-domains = <&k3_pds 0 TI_SCI_PD_EXCLUSIVE>; |
|
clocks = <&k3_clks 0 1>; |
|
assigned-clocks = <&k3_clks 0 3>; |
|
assigned-clock-rates = <60000000>; |
|
clock-names = "adc_tsc_fck"; |
|
dmas = <&main_udmap 0x7400>, |
|
<&main_udmap 0x7401>; |
|
dma-names = "fifo0", "fifo1"; |
|
|
|
adc { |
|
#io-channel-cells = <1>; |
|
compatible = "ti,am3359-adc"; |
|
}; |
|
}; |
|
|
|
mcu_r5fss0: r5fss@41000000 { |
|
compatible = "ti,j7200-r5fss"; |
|
ti,cluster-mode = <1>; |
|
#address-cells = <1>; |
|
#size-cells = <1>; |
|
ranges = <0x41000000 0x00 0x41000000 0x20000>, |
|
<0x41400000 0x00 0x41400000 0x20000>; |
|
power-domains = <&k3_pds 249 TI_SCI_PD_EXCLUSIVE>; |
|
|
|
mcu_r5fss0_core0: r5f@41000000 { |
|
compatible = "ti,j7200-r5f"; |
|
reg = <0x41000000 0x00010000>, |
|
<0x41010000 0x00010000>; |
|
reg-names = "atcm", "btcm"; |
|
ti,sci = <&dmsc>; |
|
ti,sci-dev-id = <250>; |
|
ti,sci-proc-ids = <0x01 0xff>; |
|
resets = <&k3_reset 250 1>; |
|
firmware-name = "j7200-mcu-r5f0_0-fw"; |
|
ti,atcm-enable = <1>; |
|
ti,btcm-enable = <1>; |
|
ti,loczrama = <1>; |
|
}; |
|
|
|
mcu_r5fss0_core1: r5f@41400000 { |
|
compatible = "ti,j7200-r5f"; |
|
reg = <0x41400000 0x00008000>, |
|
<0x41410000 0x00008000>; |
|
reg-names = "atcm", "btcm"; |
|
ti,sci = <&dmsc>; |
|
ti,sci-dev-id = <251>; |
|
ti,sci-proc-ids = <0x02 0xff>; |
|
resets = <&k3_reset 251 1>; |
|
firmware-name = "j7200-mcu-r5f0_1-fw"; |
|
ti,atcm-enable = <1>; |
|
ti,btcm-enable = <1>; |
|
ti,loczrama = <1>; |
|
}; |
|
}; |
|
};
|
|
|