mirror of https://github.com/Qortal/Brooklyn
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
46 lines
888 B
46 lines
888 B
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) |
|
%YAML 1.2 |
|
--- |
|
$id: http://devicetree.org/schemas/clock/intel,agilex.yaml# |
|
$schema: http://devicetree.org/meta-schemas/core.yaml# |
|
|
|
title: Intel SoCFPGA Agilex platform clock controller binding |
|
|
|
maintainers: |
|
- Dinh Nguyen <[email protected]> |
|
|
|
description: |
|
The Intel Agilex Clock controller is an integrated clock controller, which |
|
generates and supplies to all modules. |
|
|
|
properties: |
|
compatible: |
|
const: intel,agilex-clkmgr |
|
|
|
'#clock-cells': |
|
const: 1 |
|
|
|
reg: |
|
maxItems: 1 |
|
|
|
clocks: |
|
maxItems: 1 |
|
|
|
required: |
|
- compatible |
|
- reg |
|
- clocks |
|
- '#clock-cells' |
|
|
|
additionalProperties: false |
|
|
|
examples: |
|
# Clock controller node: |
|
- | |
|
clkmgr: clock-controller@ffd10000 { |
|
compatible = "intel,agilex-clkmgr"; |
|
reg = <0xffd10000 0x1000>; |
|
clocks = <&osc1>; |
|
#clock-cells = <1>; |
|
}; |
|
...
|
|
|