mirror of https://github.com/Qortal/Brooklyn
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
208 lines
5.1 KiB
208 lines
5.1 KiB
// SPDX-License-Identifier: GPL-2.0+ |
|
/* |
|
* Qualcomm SDHCI driver - SD/eMMC controller |
|
* |
|
* (C) Copyright 2015 Mateusz Kulikowski <[email protected]> |
|
* |
|
* Based on Linux driver |
|
*/ |
|
|
|
#include <common.h> |
|
#include <clk.h> |
|
#include <dm.h> |
|
#include <sdhci.h> |
|
#include <wait_bit.h> |
|
#include <asm/io.h> |
|
#include <linux/bitops.h> |
|
|
|
/* Non-standard registers needed for SDHCI startup */ |
|
#define SDCC_MCI_POWER 0x0 |
|
#define SDCC_MCI_POWER_SW_RST BIT(7) |
|
|
|
/* This is undocumented register */ |
|
#define SDCC_MCI_VERSION 0x50 |
|
#define SDCC_MCI_VERSION_MAJOR_SHIFT 28 |
|
#define SDCC_MCI_VERSION_MAJOR_MASK (0xf << SDCC_MCI_VERSION_MAJOR_SHIFT) |
|
#define SDCC_MCI_VERSION_MINOR_MASK 0xff |
|
|
|
#define SDCC_MCI_STATUS2 0x6C |
|
#define SDCC_MCI_STATUS2_MCI_ACT 0x1 |
|
#define SDCC_MCI_HC_MODE 0x78 |
|
|
|
/* Offset to SDHCI registers */ |
|
#define SDCC_SDHCI_OFFSET 0x900 |
|
|
|
/* Non standard (?) SDHCI register */ |
|
#define SDHCI_VENDOR_SPEC_CAPABILITIES0 0x11c |
|
|
|
struct msm_sdhc_plat { |
|
struct mmc_config cfg; |
|
struct mmc mmc; |
|
}; |
|
|
|
struct msm_sdhc { |
|
struct sdhci_host host; |
|
void *base; |
|
}; |
|
|
|
DECLARE_GLOBAL_DATA_PTR; |
|
|
|
static int msm_sdc_clk_init(struct udevice *dev) |
|
{ |
|
int node = dev_of_offset(dev); |
|
uint clk_rate = fdtdec_get_uint(gd->fdt_blob, node, "clock-frequency", |
|
400000); |
|
uint clkd[2]; /* clk_id and clk_no */ |
|
int clk_offset; |
|
struct udevice *clk_dev; |
|
struct clk clk; |
|
int ret; |
|
|
|
ret = fdtdec_get_int_array(gd->fdt_blob, node, "clock", clkd, 2); |
|
if (ret) |
|
return ret; |
|
|
|
clk_offset = fdt_node_offset_by_phandle(gd->fdt_blob, clkd[0]); |
|
if (clk_offset < 0) |
|
return clk_offset; |
|
|
|
ret = uclass_get_device_by_of_offset(UCLASS_CLK, clk_offset, &clk_dev); |
|
if (ret) |
|
return ret; |
|
|
|
clk.id = clkd[1]; |
|
ret = clk_request(clk_dev, &clk); |
|
if (ret < 0) |
|
return ret; |
|
|
|
ret = clk_set_rate(&clk, clk_rate); |
|
clk_free(&clk); |
|
if (ret < 0) |
|
return ret; |
|
|
|
return 0; |
|
} |
|
|
|
static int msm_sdc_probe(struct udevice *dev) |
|
{ |
|
struct mmc_uclass_priv *upriv = dev_get_uclass_priv(dev); |
|
struct msm_sdhc_plat *plat = dev_get_platdata(dev); |
|
struct msm_sdhc *prv = dev_get_priv(dev); |
|
struct sdhci_host *host = &prv->host; |
|
u32 core_version, core_minor, core_major; |
|
u32 caps; |
|
int ret; |
|
|
|
host->quirks = SDHCI_QUIRK_WAIT_SEND_CMD | SDHCI_QUIRK_BROKEN_R1B; |
|
|
|
host->max_clk = 0; |
|
|
|
/* Init clocks */ |
|
ret = msm_sdc_clk_init(dev); |
|
if (ret) |
|
return ret; |
|
|
|
/* Reset the core and Enable SDHC mode */ |
|
writel(readl(prv->base + SDCC_MCI_POWER) | SDCC_MCI_POWER_SW_RST, |
|
prv->base + SDCC_MCI_POWER); |
|
|
|
|
|
/* Wait for reset to be written to register */ |
|
if (wait_for_bit_le32(prv->base + SDCC_MCI_STATUS2, |
|
SDCC_MCI_STATUS2_MCI_ACT, false, 10, false)) { |
|
printf("msm_sdhci: reset request failed\n"); |
|
return -EIO; |
|
} |
|
|
|
/* SW reset can take upto 10HCLK + 15MCLK cycles. (min 40us) */ |
|
if (wait_for_bit_le32(prv->base + SDCC_MCI_POWER, |
|
SDCC_MCI_POWER_SW_RST, false, 2, false)) { |
|
printf("msm_sdhci: stuck in reset\n"); |
|
return -ETIMEDOUT; |
|
} |
|
|
|
/* Enable host-controller mode */ |
|
writel(1, prv->base + SDCC_MCI_HC_MODE); |
|
|
|
core_version = readl(prv->base + SDCC_MCI_VERSION); |
|
|
|
core_major = (core_version & SDCC_MCI_VERSION_MAJOR_MASK); |
|
core_major >>= SDCC_MCI_VERSION_MAJOR_SHIFT; |
|
|
|
core_minor = core_version & SDCC_MCI_VERSION_MINOR_MASK; |
|
|
|
/* |
|
* Support for some capabilities is not advertised by newer |
|
* controller versions and must be explicitly enabled. |
|
*/ |
|
if (core_major >= 1 && core_minor != 0x11 && core_minor != 0x12) { |
|
caps = readl(host->ioaddr + SDHCI_CAPABILITIES); |
|
caps |= SDHCI_CAN_VDD_300 | SDHCI_CAN_DO_8BIT; |
|
writel(caps, host->ioaddr + SDHCI_VENDOR_SPEC_CAPABILITIES0); |
|
} |
|
|
|
ret = sdhci_setup_cfg(&plat->cfg, host, 0, 0); |
|
host->mmc = &plat->mmc; |
|
if (ret) |
|
return ret; |
|
host->mmc->priv = &prv->host; |
|
host->mmc->dev = dev; |
|
upriv->mmc = host->mmc; |
|
|
|
return sdhci_probe(dev); |
|
} |
|
|
|
static int msm_sdc_remove(struct udevice *dev) |
|
{ |
|
struct msm_sdhc *priv = dev_get_priv(dev); |
|
|
|
/* Disable host-controller mode */ |
|
writel(0, priv->base + SDCC_MCI_HC_MODE); |
|
|
|
return 0; |
|
} |
|
|
|
static int msm_ofdata_to_platdata(struct udevice *dev) |
|
{ |
|
struct udevice *parent = dev->parent; |
|
struct msm_sdhc *priv = dev_get_priv(dev); |
|
struct sdhci_host *host = &priv->host; |
|
int node = dev_of_offset(dev); |
|
|
|
host->name = strdup(dev->name); |
|
host->ioaddr = (void *)devfdt_get_addr(dev); |
|
host->bus_width = fdtdec_get_int(gd->fdt_blob, node, "bus-width", 4); |
|
host->index = fdtdec_get_uint(gd->fdt_blob, node, "index", 0); |
|
priv->base = (void *)fdtdec_get_addr_size_auto_parent(gd->fdt_blob, |
|
dev_of_offset(parent), node, "reg", 1, NULL, false); |
|
if (priv->base == (void *)FDT_ADDR_T_NONE || |
|
host->ioaddr == (void *)FDT_ADDR_T_NONE) |
|
return -EINVAL; |
|
|
|
return 0; |
|
} |
|
|
|
static int msm_sdc_bind(struct udevice *dev) |
|
{ |
|
struct msm_sdhc_plat *plat = dev_get_platdata(dev); |
|
|
|
return sdhci_bind(dev, &plat->mmc, &plat->cfg); |
|
} |
|
|
|
static const struct udevice_id msm_mmc_ids[] = { |
|
{ .compatible = "qcom,sdhci-msm-v4" }, |
|
{ } |
|
}; |
|
|
|
U_BOOT_DRIVER(msm_sdc_drv) = { |
|
.name = "msm_sdc", |
|
.id = UCLASS_MMC, |
|
.of_match = msm_mmc_ids, |
|
.ofdata_to_platdata = msm_ofdata_to_platdata, |
|
.ops = &sdhci_ops, |
|
.bind = msm_sdc_bind, |
|
.probe = msm_sdc_probe, |
|
.remove = msm_sdc_remove, |
|
.priv_auto_alloc_size = sizeof(struct msm_sdhc), |
|
.platdata_auto_alloc_size = sizeof(struct msm_sdhc_plat), |
|
};
|
|
|