mirror of https://github.com/Qortal/Brooklyn
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
476 lines
12 KiB
476 lines
12 KiB
// SPDX-License-Identifier: GPL-2.0+ |
|
/* |
|
* Amlogic Meson-AXG Clock Controller Driver |
|
* |
|
* Copyright (c) 2016 Baylibre SAS. |
|
* Author: Michael Turquette <[email protected]> |
|
* |
|
* Copyright (c) 2019 Baylibre SAS. |
|
* Author: Neil Armstrong <[email protected]> |
|
*/ |
|
#include <linux/clk-provider.h> |
|
#include <linux/platform_device.h> |
|
#include <linux/reset-controller.h> |
|
#include <linux/mfd/syscon.h> |
|
#include <linux/module.h> |
|
#include "meson-aoclk.h" |
|
#include "g12a-aoclk.h" |
|
|
|
#include "clk-regmap.h" |
|
#include "clk-dualdiv.h" |
|
|
|
/* |
|
* AO Configuration Clock registers offsets |
|
* Register offsets from the data sheet must be multiplied by 4. |
|
*/ |
|
#define AO_RTI_STATUS_REG3 0x0C |
|
#define AO_RTI_PWR_CNTL_REG0 0x10 |
|
#define AO_RTI_GEN_CNTL_REG0 0x40 |
|
#define AO_CLK_GATE0 0x4c |
|
#define AO_CLK_GATE0_SP 0x50 |
|
#define AO_OSCIN_CNTL 0x58 |
|
#define AO_CEC_CLK_CNTL_REG0 0x74 |
|
#define AO_CEC_CLK_CNTL_REG1 0x78 |
|
#define AO_SAR_CLK 0x90 |
|
#define AO_RTC_ALT_CLK_CNTL0 0x94 |
|
#define AO_RTC_ALT_CLK_CNTL1 0x98 |
|
|
|
/* |
|
* Like every other peripheral clock gate in Amlogic Clock drivers, |
|
* we are using CLK_IGNORE_UNUSED here, so we keep the state of the |
|
* bootloader. The goal is to remove this flag at some point. |
|
* Actually removing it will require some extensive test to be done safely. |
|
*/ |
|
#define AXG_AO_GATE(_name, _reg, _bit) \ |
|
static struct clk_regmap g12a_aoclk_##_name = { \ |
|
.data = &(struct clk_regmap_gate_data) { \ |
|
.offset = (_reg), \ |
|
.bit_idx = (_bit), \ |
|
}, \ |
|
.hw.init = &(struct clk_init_data) { \ |
|
.name = "g12a_ao_" #_name, \ |
|
.ops = &clk_regmap_gate_ops, \ |
|
.parent_data = &(const struct clk_parent_data) { \ |
|
.fw_name = "mpeg-clk", \ |
|
}, \ |
|
.num_parents = 1, \ |
|
.flags = CLK_IGNORE_UNUSED, \ |
|
}, \ |
|
} |
|
|
|
AXG_AO_GATE(ahb, AO_CLK_GATE0, 0); |
|
AXG_AO_GATE(ir_in, AO_CLK_GATE0, 1); |
|
AXG_AO_GATE(i2c_m0, AO_CLK_GATE0, 2); |
|
AXG_AO_GATE(i2c_s0, AO_CLK_GATE0, 3); |
|
AXG_AO_GATE(uart, AO_CLK_GATE0, 4); |
|
AXG_AO_GATE(prod_i2c, AO_CLK_GATE0, 5); |
|
AXG_AO_GATE(uart2, AO_CLK_GATE0, 6); |
|
AXG_AO_GATE(ir_out, AO_CLK_GATE0, 7); |
|
AXG_AO_GATE(saradc, AO_CLK_GATE0, 8); |
|
AXG_AO_GATE(mailbox, AO_CLK_GATE0_SP, 0); |
|
AXG_AO_GATE(m3, AO_CLK_GATE0_SP, 1); |
|
AXG_AO_GATE(ahb_sram, AO_CLK_GATE0_SP, 2); |
|
AXG_AO_GATE(rti, AO_CLK_GATE0_SP, 3); |
|
AXG_AO_GATE(m4_fclk, AO_CLK_GATE0_SP, 4); |
|
AXG_AO_GATE(m4_hclk, AO_CLK_GATE0_SP, 5); |
|
|
|
static struct clk_regmap g12a_aoclk_cts_oscin = { |
|
.data = &(struct clk_regmap_gate_data){ |
|
.offset = AO_RTI_PWR_CNTL_REG0, |
|
.bit_idx = 14, |
|
}, |
|
.hw.init = &(struct clk_init_data){ |
|
.name = "cts_oscin", |
|
.ops = &clk_regmap_gate_ro_ops, |
|
.parent_data = &(const struct clk_parent_data) { |
|
.fw_name = "xtal", |
|
}, |
|
.num_parents = 1, |
|
}, |
|
}; |
|
|
|
static const struct meson_clk_dualdiv_param g12a_32k_div_table[] = { |
|
{ |
|
.dual = 1, |
|
.n1 = 733, |
|
.m1 = 8, |
|
.n2 = 732, |
|
.m2 = 11, |
|
}, {} |
|
}; |
|
|
|
/* 32k_by_oscin clock */ |
|
|
|
static struct clk_regmap g12a_aoclk_32k_by_oscin_pre = { |
|
.data = &(struct clk_regmap_gate_data){ |
|
.offset = AO_RTC_ALT_CLK_CNTL0, |
|
.bit_idx = 31, |
|
}, |
|
.hw.init = &(struct clk_init_data){ |
|
.name = "g12a_ao_32k_by_oscin_pre", |
|
.ops = &clk_regmap_gate_ops, |
|
.parent_hws = (const struct clk_hw *[]) { |
|
&g12a_aoclk_cts_oscin.hw |
|
}, |
|
.num_parents = 1, |
|
}, |
|
}; |
|
|
|
static struct clk_regmap g12a_aoclk_32k_by_oscin_div = { |
|
.data = &(struct meson_clk_dualdiv_data){ |
|
.n1 = { |
|
.reg_off = AO_RTC_ALT_CLK_CNTL0, |
|
.shift = 0, |
|
.width = 12, |
|
}, |
|
.n2 = { |
|
.reg_off = AO_RTC_ALT_CLK_CNTL0, |
|
.shift = 12, |
|
.width = 12, |
|
}, |
|
.m1 = { |
|
.reg_off = AO_RTC_ALT_CLK_CNTL1, |
|
.shift = 0, |
|
.width = 12, |
|
}, |
|
.m2 = { |
|
.reg_off = AO_RTC_ALT_CLK_CNTL1, |
|
.shift = 12, |
|
.width = 12, |
|
}, |
|
.dual = { |
|
.reg_off = AO_RTC_ALT_CLK_CNTL0, |
|
.shift = 28, |
|
.width = 1, |
|
}, |
|
.table = g12a_32k_div_table, |
|
}, |
|
.hw.init = &(struct clk_init_data){ |
|
.name = "g12a_ao_32k_by_oscin_div", |
|
.ops = &meson_clk_dualdiv_ops, |
|
.parent_hws = (const struct clk_hw *[]) { |
|
&g12a_aoclk_32k_by_oscin_pre.hw |
|
}, |
|
.num_parents = 1, |
|
}, |
|
}; |
|
|
|
static struct clk_regmap g12a_aoclk_32k_by_oscin_sel = { |
|
.data = &(struct clk_regmap_mux_data) { |
|
.offset = AO_RTC_ALT_CLK_CNTL1, |
|
.mask = 0x1, |
|
.shift = 24, |
|
.flags = CLK_MUX_ROUND_CLOSEST, |
|
}, |
|
.hw.init = &(struct clk_init_data){ |
|
.name = "g12a_ao_32k_by_oscin_sel", |
|
.ops = &clk_regmap_mux_ops, |
|
.parent_hws = (const struct clk_hw *[]) { |
|
&g12a_aoclk_32k_by_oscin_div.hw, |
|
&g12a_aoclk_32k_by_oscin_pre.hw, |
|
}, |
|
.num_parents = 2, |
|
.flags = CLK_SET_RATE_PARENT, |
|
}, |
|
}; |
|
|
|
static struct clk_regmap g12a_aoclk_32k_by_oscin = { |
|
.data = &(struct clk_regmap_gate_data){ |
|
.offset = AO_RTC_ALT_CLK_CNTL0, |
|
.bit_idx = 30, |
|
}, |
|
.hw.init = &(struct clk_init_data){ |
|
.name = "g12a_ao_32k_by_oscin", |
|
.ops = &clk_regmap_gate_ops, |
|
.parent_hws = (const struct clk_hw *[]) { |
|
&g12a_aoclk_32k_by_oscin_sel.hw |
|
}, |
|
.num_parents = 1, |
|
.flags = CLK_SET_RATE_PARENT, |
|
}, |
|
}; |
|
|
|
/* cec clock */ |
|
|
|
static struct clk_regmap g12a_aoclk_cec_pre = { |
|
.data = &(struct clk_regmap_gate_data){ |
|
.offset = AO_CEC_CLK_CNTL_REG0, |
|
.bit_idx = 31, |
|
}, |
|
.hw.init = &(struct clk_init_data){ |
|
.name = "g12a_ao_cec_pre", |
|
.ops = &clk_regmap_gate_ops, |
|
.parent_hws = (const struct clk_hw *[]) { |
|
&g12a_aoclk_cts_oscin.hw |
|
}, |
|
.num_parents = 1, |
|
}, |
|
}; |
|
|
|
static struct clk_regmap g12a_aoclk_cec_div = { |
|
.data = &(struct meson_clk_dualdiv_data){ |
|
.n1 = { |
|
.reg_off = AO_CEC_CLK_CNTL_REG0, |
|
.shift = 0, |
|
.width = 12, |
|
}, |
|
.n2 = { |
|
.reg_off = AO_CEC_CLK_CNTL_REG0, |
|
.shift = 12, |
|
.width = 12, |
|
}, |
|
.m1 = { |
|
.reg_off = AO_CEC_CLK_CNTL_REG1, |
|
.shift = 0, |
|
.width = 12, |
|
}, |
|
.m2 = { |
|
.reg_off = AO_CEC_CLK_CNTL_REG1, |
|
.shift = 12, |
|
.width = 12, |
|
}, |
|
.dual = { |
|
.reg_off = AO_CEC_CLK_CNTL_REG0, |
|
.shift = 28, |
|
.width = 1, |
|
}, |
|
.table = g12a_32k_div_table, |
|
}, |
|
.hw.init = &(struct clk_init_data){ |
|
.name = "g12a_ao_cec_div", |
|
.ops = &meson_clk_dualdiv_ops, |
|
.parent_hws = (const struct clk_hw *[]) { |
|
&g12a_aoclk_cec_pre.hw |
|
}, |
|
.num_parents = 1, |
|
}, |
|
}; |
|
|
|
static struct clk_regmap g12a_aoclk_cec_sel = { |
|
.data = &(struct clk_regmap_mux_data) { |
|
.offset = AO_CEC_CLK_CNTL_REG1, |
|
.mask = 0x1, |
|
.shift = 24, |
|
.flags = CLK_MUX_ROUND_CLOSEST, |
|
}, |
|
.hw.init = &(struct clk_init_data){ |
|
.name = "g12a_ao_cec_sel", |
|
.ops = &clk_regmap_mux_ops, |
|
.parent_hws = (const struct clk_hw *[]) { |
|
&g12a_aoclk_cec_div.hw, |
|
&g12a_aoclk_cec_pre.hw, |
|
}, |
|
.num_parents = 2, |
|
.flags = CLK_SET_RATE_PARENT, |
|
}, |
|
}; |
|
|
|
static struct clk_regmap g12a_aoclk_cec = { |
|
.data = &(struct clk_regmap_gate_data){ |
|
.offset = AO_CEC_CLK_CNTL_REG0, |
|
.bit_idx = 30, |
|
}, |
|
.hw.init = &(struct clk_init_data){ |
|
.name = "g12a_ao_cec", |
|
.ops = &clk_regmap_gate_ops, |
|
.parent_hws = (const struct clk_hw *[]) { |
|
&g12a_aoclk_cec_sel.hw |
|
}, |
|
.num_parents = 1, |
|
.flags = CLK_SET_RATE_PARENT, |
|
}, |
|
}; |
|
|
|
static struct clk_regmap g12a_aoclk_cts_rtc_oscin = { |
|
.data = &(struct clk_regmap_mux_data) { |
|
.offset = AO_RTI_PWR_CNTL_REG0, |
|
.mask = 0x1, |
|
.shift = 10, |
|
.flags = CLK_MUX_ROUND_CLOSEST, |
|
}, |
|
.hw.init = &(struct clk_init_data){ |
|
.name = "g12a_ao_cts_rtc_oscin", |
|
.ops = &clk_regmap_mux_ops, |
|
.parent_data = (const struct clk_parent_data []) { |
|
{ .hw = &g12a_aoclk_32k_by_oscin.hw }, |
|
{ .fw_name = "ext-32k-0", }, |
|
}, |
|
.num_parents = 2, |
|
.flags = CLK_SET_RATE_PARENT, |
|
}, |
|
}; |
|
|
|
static struct clk_regmap g12a_aoclk_clk81 = { |
|
.data = &(struct clk_regmap_mux_data) { |
|
.offset = AO_RTI_PWR_CNTL_REG0, |
|
.mask = 0x1, |
|
.shift = 8, |
|
.flags = CLK_MUX_ROUND_CLOSEST, |
|
}, |
|
.hw.init = &(struct clk_init_data){ |
|
.name = "g12a_ao_clk81", |
|
.ops = &clk_regmap_mux_ro_ops, |
|
.parent_data = (const struct clk_parent_data []) { |
|
{ .fw_name = "mpeg-clk", }, |
|
{ .hw = &g12a_aoclk_cts_rtc_oscin.hw }, |
|
}, |
|
.num_parents = 2, |
|
.flags = CLK_SET_RATE_PARENT, |
|
}, |
|
}; |
|
|
|
static struct clk_regmap g12a_aoclk_saradc_mux = { |
|
.data = &(struct clk_regmap_mux_data) { |
|
.offset = AO_SAR_CLK, |
|
.mask = 0x3, |
|
.shift = 9, |
|
}, |
|
.hw.init = &(struct clk_init_data){ |
|
.name = "g12a_ao_saradc_mux", |
|
.ops = &clk_regmap_mux_ops, |
|
.parent_data = (const struct clk_parent_data []) { |
|
{ .fw_name = "xtal", }, |
|
{ .hw = &g12a_aoclk_clk81.hw }, |
|
}, |
|
.num_parents = 2, |
|
}, |
|
}; |
|
|
|
static struct clk_regmap g12a_aoclk_saradc_div = { |
|
.data = &(struct clk_regmap_div_data) { |
|
.offset = AO_SAR_CLK, |
|
.shift = 0, |
|
.width = 8, |
|
}, |
|
.hw.init = &(struct clk_init_data){ |
|
.name = "g12a_ao_saradc_div", |
|
.ops = &clk_regmap_divider_ops, |
|
.parent_hws = (const struct clk_hw *[]) { |
|
&g12a_aoclk_saradc_mux.hw |
|
}, |
|
.num_parents = 1, |
|
.flags = CLK_SET_RATE_PARENT, |
|
}, |
|
}; |
|
|
|
static struct clk_regmap g12a_aoclk_saradc_gate = { |
|
.data = &(struct clk_regmap_gate_data) { |
|
.offset = AO_SAR_CLK, |
|
.bit_idx = 8, |
|
}, |
|
.hw.init = &(struct clk_init_data){ |
|
.name = "g12a_ao_saradc_gate", |
|
.ops = &clk_regmap_gate_ops, |
|
.parent_hws = (const struct clk_hw *[]) { |
|
&g12a_aoclk_saradc_div.hw |
|
}, |
|
.num_parents = 1, |
|
.flags = CLK_SET_RATE_PARENT, |
|
}, |
|
}; |
|
|
|
static const unsigned int g12a_aoclk_reset[] = { |
|
[RESET_AO_IR_IN] = 16, |
|
[RESET_AO_UART] = 17, |
|
[RESET_AO_I2C_M] = 18, |
|
[RESET_AO_I2C_S] = 19, |
|
[RESET_AO_SAR_ADC] = 20, |
|
[RESET_AO_UART2] = 22, |
|
[RESET_AO_IR_OUT] = 23, |
|
}; |
|
|
|
static struct clk_regmap *g12a_aoclk_regmap[] = { |
|
&g12a_aoclk_ahb, |
|
&g12a_aoclk_ir_in, |
|
&g12a_aoclk_i2c_m0, |
|
&g12a_aoclk_i2c_s0, |
|
&g12a_aoclk_uart, |
|
&g12a_aoclk_prod_i2c, |
|
&g12a_aoclk_uart2, |
|
&g12a_aoclk_ir_out, |
|
&g12a_aoclk_saradc, |
|
&g12a_aoclk_mailbox, |
|
&g12a_aoclk_m3, |
|
&g12a_aoclk_ahb_sram, |
|
&g12a_aoclk_rti, |
|
&g12a_aoclk_m4_fclk, |
|
&g12a_aoclk_m4_hclk, |
|
&g12a_aoclk_cts_oscin, |
|
&g12a_aoclk_32k_by_oscin_pre, |
|
&g12a_aoclk_32k_by_oscin_div, |
|
&g12a_aoclk_32k_by_oscin_sel, |
|
&g12a_aoclk_32k_by_oscin, |
|
&g12a_aoclk_cec_pre, |
|
&g12a_aoclk_cec_div, |
|
&g12a_aoclk_cec_sel, |
|
&g12a_aoclk_cec, |
|
&g12a_aoclk_cts_rtc_oscin, |
|
&g12a_aoclk_clk81, |
|
&g12a_aoclk_saradc_mux, |
|
&g12a_aoclk_saradc_div, |
|
&g12a_aoclk_saradc_gate, |
|
}; |
|
|
|
static const struct clk_hw_onecell_data g12a_aoclk_onecell_data = { |
|
.hws = { |
|
[CLKID_AO_AHB] = &g12a_aoclk_ahb.hw, |
|
[CLKID_AO_IR_IN] = &g12a_aoclk_ir_in.hw, |
|
[CLKID_AO_I2C_M0] = &g12a_aoclk_i2c_m0.hw, |
|
[CLKID_AO_I2C_S0] = &g12a_aoclk_i2c_s0.hw, |
|
[CLKID_AO_UART] = &g12a_aoclk_uart.hw, |
|
[CLKID_AO_PROD_I2C] = &g12a_aoclk_prod_i2c.hw, |
|
[CLKID_AO_UART2] = &g12a_aoclk_uart2.hw, |
|
[CLKID_AO_IR_OUT] = &g12a_aoclk_ir_out.hw, |
|
[CLKID_AO_SAR_ADC] = &g12a_aoclk_saradc.hw, |
|
[CLKID_AO_MAILBOX] = &g12a_aoclk_mailbox.hw, |
|
[CLKID_AO_M3] = &g12a_aoclk_m3.hw, |
|
[CLKID_AO_AHB_SRAM] = &g12a_aoclk_ahb_sram.hw, |
|
[CLKID_AO_RTI] = &g12a_aoclk_rti.hw, |
|
[CLKID_AO_M4_FCLK] = &g12a_aoclk_m4_fclk.hw, |
|
[CLKID_AO_M4_HCLK] = &g12a_aoclk_m4_hclk.hw, |
|
[CLKID_AO_CLK81] = &g12a_aoclk_clk81.hw, |
|
[CLKID_AO_SAR_ADC_SEL] = &g12a_aoclk_saradc_mux.hw, |
|
[CLKID_AO_SAR_ADC_DIV] = &g12a_aoclk_saradc_div.hw, |
|
[CLKID_AO_SAR_ADC_CLK] = &g12a_aoclk_saradc_gate.hw, |
|
[CLKID_AO_CTS_OSCIN] = &g12a_aoclk_cts_oscin.hw, |
|
[CLKID_AO_32K_PRE] = &g12a_aoclk_32k_by_oscin_pre.hw, |
|
[CLKID_AO_32K_DIV] = &g12a_aoclk_32k_by_oscin_div.hw, |
|
[CLKID_AO_32K_SEL] = &g12a_aoclk_32k_by_oscin_sel.hw, |
|
[CLKID_AO_32K] = &g12a_aoclk_32k_by_oscin.hw, |
|
[CLKID_AO_CEC_PRE] = &g12a_aoclk_cec_pre.hw, |
|
[CLKID_AO_CEC_DIV] = &g12a_aoclk_cec_div.hw, |
|
[CLKID_AO_CEC_SEL] = &g12a_aoclk_cec_sel.hw, |
|
[CLKID_AO_CEC] = &g12a_aoclk_cec.hw, |
|
[CLKID_AO_CTS_RTC_OSCIN] = &g12a_aoclk_cts_rtc_oscin.hw, |
|
}, |
|
.num = NR_CLKS, |
|
}; |
|
|
|
static const struct meson_aoclk_data g12a_aoclkc_data = { |
|
.reset_reg = AO_RTI_GEN_CNTL_REG0, |
|
.num_reset = ARRAY_SIZE(g12a_aoclk_reset), |
|
.reset = g12a_aoclk_reset, |
|
.num_clks = ARRAY_SIZE(g12a_aoclk_regmap), |
|
.clks = g12a_aoclk_regmap, |
|
.hw_data = &g12a_aoclk_onecell_data, |
|
}; |
|
|
|
static const struct of_device_id g12a_aoclkc_match_table[] = { |
|
{ |
|
.compatible = "amlogic,meson-g12a-aoclkc", |
|
.data = &g12a_aoclkc_data, |
|
}, |
|
{ } |
|
}; |
|
MODULE_DEVICE_TABLE(of, g12a_aoclkc_match_table); |
|
|
|
static struct platform_driver g12a_aoclkc_driver = { |
|
.probe = meson_aoclkc_probe, |
|
.driver = { |
|
.name = "g12a-aoclkc", |
|
.of_match_table = g12a_aoclkc_match_table, |
|
}, |
|
}; |
|
|
|
module_platform_driver(g12a_aoclkc_driver); |
|
MODULE_LICENSE("GPL v2");
|
|
|